		22	With specified semiconductor
When placing a mandatory classification in			materials
Class 25	57, a cross-reference classifica-	23	Current flow across well
tion is	tion is normally made in at least one of		Field effect device
	ended E-subclasses.	24 25	Employing resonant tunneling
		26	1 1 0
		_	Ballistic transport device
		27	Field effect transistor
		28	.Non-heterojunction superlattice
1	BULK EFFECT DEVICE		(e.g., doping superlattice or
2	.Bulk effect switching in		alternating metal and
	amorphous material		insulator layers)
3	With means to localize region	29	.Ballistic transport device
	of conduction (e.g., "pore"		(e.g., hot electron
	structure)		transistor)
4	With specified electrode	30	.Tunneling through region of
	composition or configuration		reduced conductivity
5	In array	31	Josephson
6	.Intervalley transfer (e.g., Gunn	32	Particular electrode material
O	_	33	High temperature (i.e., >300
-	effect)	33	Kelvin)
7	In monolithic integrated	34	- ',
	circuit	34	Weak link (e.g., narrowed
8	Three or more terminal device		portion of superconductive
9	THIN ACTIVE PHYSICAL LAYER WHICH	2.5	line)
	IS (1) AN ACTIVE POTENTIAL	35	Particular barrier material
	WELL LAYER THIN ENOUGH TO	36	With additional electrode to
	ESTABLISH DISCRETE QUANTUM		control conductive state of
	ENERGY LEVELS OR (2) AN ACTIVE		Josephson junction
	BARRIER LAYER THIN ENOUGH TO	37	At least one electrode layer of
	PERMIT QUANTUM MECHANICAL		semiconductor material
	TUNNELING OR (3) AN ACTIVE	38	Three or more electrode device
	LAYER THIN ENOUGH TO PERMIT	39	Three or more electrode device
	CARRIER TRANSMISSION WITH	40	ORGANIC SEMICONDUCTOR MATERIAL
	SUBSTANTIALLY NO SCATTERING	41	POINT CONTACT DEVICE
	(E.G., SUPERLATTICE QUANTUM	42	SEMICONDUCTOR IS SELENIUM OR
	WELL, OR BALLISTIC TRANSPORT	12	TELLURIUM IN ELEMENTAL FORM
	DEVICE)	43	SEMICONDUCTOR IS AN OXIDE OF A
10	.Low workfunction layer for	43	METAL (E.G., CUO, ZNO) OR
-	electron emission (e.g.,		
	photocathode electron emissive	4.4	COPPER SULFIDE
	layer)	44	WITH METAL CONTACT ALLOYED TO
11	Combined with a heterojunction		ELEMENTAL SEMICONDUCTOR TYPE
	involving a III-V compound		PN JUNCTION IN NONREGENERATIVE
12	.Heterojunction		STRUCTURE
		45	.Elongated alloyed region (e.g.,
13	Incoherent light emitter		thermal gradient zone melting,
14	Quantum well		TGZM)
15	Superlattice	46	.In pn junction tunnel diode
16	Of amorphous semiconductor		(Esaki diode)
	material	47	.In bipolar transistor structure
17	With particular barrier	48	TEST OR CALIBRATION STRUCTURE
	dimension	49	NON-SINGLE CRYSTAL, OR
18	Strained layer superlattice	-	RECRYSTALLIZED, SEMICONDUCTOR
19	Si x Ge 1-x		MATERIAL FORMS PART OF ACTIVE
20	Field effect device		JUNCTION (INCLUDING FIELD-
21	Light responsive structure		INDUCED ACTIVE JUNCTION)

# 257 - 2 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

50	.Non-single crystal, or recrystallized, active junction adapted to be electrically shorted (e.g.,	65	.Non-single crystal, or recrystallized, material containing non-dopant additive, or alloy of
51	<pre>"anti-fuse" element) .Non-single crystal, or   recrystallized, material forms   active junction with single</pre>		<pre>semiconductor materials (e.g., Ge x Si 1- x, polycrystalline silicon with dangling bond modifier)</pre>
	crystal material (e.g., monocrystal to polycrystal pn junction or heterojunction)	66	.Field effect device in non- single crystal, or recrystallized, Semiconductor
52	.Amorphous semiconductor material		material
53	<pre>Responsive to nonelectrical   external signals (e.g., light)</pre>	67	In combination with device formed in single crystal
54	With Schottky barrier to amorphous material		<pre>semiconductor material (e.g., stacked FETs)</pre>
55	Amorphous semiconductor is alloy or contains material to change band gap (e.g., Si x Ge	68	<pre>Capacitor element in single   crystal semiconductor (e.g.,   DRAM)</pre>
	1-x , SiN y )	69	Field effect transistor in
56	With impurity other than		single crystal material,
	hydrogen to passivate dangling bonds (e.g., halide)		complementary to that in non- single crystal, or
57	Field effect device in		recrystallized, material
	amorphous semiconductor		(e.g., CMOS)
	material	70	Recrystallized semiconductor
58	With impurity other than		material
	hydrogen to passivate dangling bonds (e.g., halide)	71	In combination with capacitor element (e.g., DRAM)
59	In array having structure for	72	In array having structure for
	use as imager or display, or with transparent electrode		use as imager or display, or with transparent electrode
60	With field electrode under or	73	.Schottky barrier to
	on a side edge of amorphous semiconductor material (e.g.,		<pre>polycrystalline semiconductor material</pre>
	vertical current path)	74	.Plural recrystallized
61	With heavily doped regions		semiconductor layers (e.g.,
	contacting amorphous		"3-dimensional integrated
	semiconductor material (e.g.,		circuit")
	heavily doped source and drain)	75	.Recrystallized semiconductor material
62	With impurity other than	76	SPECIFIED WIDE BAND GAP (1.5EV)
	hydrogen to passivate dangling bonds (e.g., halide)		SEMICONDUCTOR MATERIAL OTHER THAN GAASP OR GAALAS
63	Amorphous semiconductor is	77	.Diamond or silicon carbide
	alloy or contains material to	78	.II-VI compound
	change band gap (e.g., Si x Ge	79	INCOHERENT LIGHT EMITTER
	1-x , SiN y )		STRUCTURE
64	.Non-single crystal, or	80	.In combination with or also
	recrystallized, material with specified crystal structure		constituting light responsive device
	(e.g., specified crystal size	81	With specific housing or
	or orientation)		contact structure

0.0		106	
82	Discrete light emitting and	106	Reverse bias tunneling structure
	light responsive devices		(e.g., "backward" diode, true
83	Light coupled transistor		Zener diode)
	structure	107	REGENERATIVE TYPE SWITCHING
84	Combined in integrated		DEVICE (E.G., SCR, COMFET,
	structure		THYRISTOR)
85	With heterojunction	108	.Controlled by nonelectrical,
86	.Active layer of indirect band		nonoptical external signal
	gap semiconductor		(e.g., magnetic field,
87	With means to facilitate		pressure, thermal)
07	electron-hole recombination	109	.Having only two terminals and no
	(e.g., isoelectronic traps		control electrode (gate),
	such as nitrogen in GaP)		e.g., Shockley diode
88		110	More than four semiconductor
88	Plural light emitting devices	110	layers of alternating
	(e.g., matrix, 7-segment		conductivity types (e.g.,
0.0	array)		
89	Multi-color emission		<pre>pnpnpn structure, 5 layer bidirectional diacs, etc.)</pre>
90	With heterojunction	111	
91	With shaped contacts or opaque	111	Triggered by V BO overvoltage
	masking		means
92	Alphanumeric segmented array	112	With highly-doped breakdown
93	With electrical isolation means		diode trigger
	in integrated circuit	113	.With light activation
	structure	114	With separate light detector
94	.With heterojunction		integrated on chip with
95	With contoured external surface		regenerative switching device
33	(e.g., dome shape to	115	With electrical trigger signal
	facilitate light emission)		amplification means (e.g.,
96	Plural heterojunctions in same		amplified gate, "pilot
90	-		thyristor", etc.)
0.77	device	116	With light conductor means
97	More than two heterojunctions		(e.g., light fiber or light
	in same device		pipe) integral with device or
98	.With reflector, opaque mask, or		device enclosure or package
	optical element (e.g., lens,	117	In groove or with thinned
	optical fiber, index of	<b></b> /	semiconductor portion
	refraction matching layer,	118	-
	luminescent material layer,	110	With groove or thinned light
	filter) integral with device	110	sensitive portion
	or device enclosure or package	119	.Bidirectional rectifier with
99	.With housing or contact		control electrode (gate)
	structure	100	(e.g., Triac)
100	.Encapsulated	120	Six or more semiconductor
101	.With particular dopant		layers of alternating
	concentration or concentration		conductivity types (e.g.,
	profile (e.g., graded		npnpnpn structure)
	junction)	121	With diode or transistor in
102	.With particular dopant material		reverse path
-	(e.g., zinc as dopant in GaAs)	122	Lateral
103	.With particular semiconductor	123	With trigger signal
100	material		amplification (e.g., amplified
104	TUNNELING PN JUNCTION (E.G.,		gate)
T04	ESAKI DIODE) DEVICE	124	Combined with field effect
105			transistor structure
105	.In three or more terminal device	125	Controllable emitter shunting
		123	concretions confect bindiffing

# 257 - 4 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

126	With means to separate a device into sections having different	152	Cathode emitter or cathode electrode feature
127	conductive polarityGuard ring or groove	153	Gate region or electrode feature
128	Having overlapping sections of different conductive polarity	154	.With resistive region connecting
129	With means to increase reverse	155	separate sections of device .With switching speed enhancement
130	breakdown voltageSwitching speed enhancement	156	means (e.g., Schottky contact)Having deep level dopants or
131	<pre>meansRecombination centers or deep level dopants</pre>	157	recombination centers  .With integrated trigger signal amplification means (e.g.,
132	.Five or more layer unidirectional structure		amplified gate, "pilot thyristor", etc.)
133	.Combined with field effect transistor	158	Three or more amplification stages
134	J-FET (junction field effect	159	Transistor as amplifier
134			-
135	<pre>transistor)Vertical (i.e., where the</pre>	160	With distributed amplified current
	source is located above the	161	With a turn-off diode
	drain or vice versa)	162	.Lateral structure
136	Enhancement mode (e.g., so-	163	.Emitter region feature
	called SITs)	164	Multi-emitter region (e.g.,
137	Having controllable emitter shunt		emitter geometry or emitter ballast resistor)
138	Having gate turn off (GTO)	165	Laterally symmetric regions
130	feature	166	Radially symmetric regions
139	With extended latchup current	167	Radially symmetric regions .Having at least four external
	level (e.g., COMFET device)	-	electrodes
140	Combined with other solid- state active device in	168	.With means to increase breakdown voltage
	integrated structure	169	High resistivity base layer
141	Lateral structure, i.e., current flow parallel to main	170	Surface feature (e.g., guard ring, groove, mesa, etc.)
	device surface	171	Edge feature (e.g., beveled
142	Having impurity doping for gain reduction		edge)
143	Having anode shunt means	172	.With means to lower "ON" voltage
	3		drop
144	Cathode emitter or cathode electrode feature	173	<pre>.Device protection (e.g., from overvoltage)</pre>
145	Low impedance channel contact extends below surface	174	<pre>Rate of rise of current (e.g.,     dI/dt)</pre>
146	.Combined with other solid-state active device in integrated	175	.With means to control triggering (e.g., gate electrode
147	structure .With extended latchup current level (e.g., gate turn off		<pre>configuration, Zener diode firing, dV/Dt control, transient control by ferrite</pre>
	"GTO" device)		bead, etc.)
148	Having impurity doping for gain reduction	176	Located in an emitter-gate region
149	Having anode shunt means	177	.With housing or external
150		<b>1</b> / /	electrode
	With specified housing or external terminal		electione
151	External gate terminal structure or composition		

178	With means to avoid stress between electrode and active device (e.g., thermal expansion matching of	200	.Heterojunction formed between semiconductor materials which differ in that they belong to different periodic table
179	electrode to semiconductor)With malleable electrode (e.g., silver electrode layer)		groups (e.g., Ge (group IV) - GaAs (group III-V) or InP (group III-V) - CdTe (group
180	Stud mount		II-VI))
181	With large area flexible	201	.Between different group IV-VI or
	electrodes in press contact		II-VI or III-V compounds other
	-		than GaAs/GaAlAs
	with opposite sides of active	202	
	semiconductor chip and	202	GATE ARRAYS
	surrounded by an insulating	203	.With particular chip input/
	element, (e.g., ring)		output means
182	With lead feedthrough means on	204	.Having specific type of active
	side of housing		device (e.g., CMOS)
183	HETEROJUNCTION DEVICE	205	With bipolar transistors or
183.1		203	with FETs of only one channel
	.Charge transfer device		-
184	.Light responsive structure		conductivity type (e.g.,
185	Staircase (including graded		enhancement-depletion FETs)
	composition) device	206	Particular layout of
186	Avalanche photodetection		complementary FETs with regard
	structure		to each other
187	Having transistor structure	207	.With particular power supply
	3	20,	distribution means
188	Having narrow energy band gap	208	.With particular signal path
	(<<1eV) layer (e.g., PbSnTe,	200	
	<pre>HgCdTe, etc.)</pre>		connections
189	Layer is a group III-V	209	Programmable signal paths
	semiconductor compound		(e.g., with fuse elements,
190	.With lattice constant mismatch		laser programmable, etc)
	(e.g., with buffer layer to	210	With wiring channel area
	accommodate mismatch)	211	Multi-level metallization
191		212	CONDUCTIVITY MODULATION DEVICE
	.Having graded composition	212	(E.G., UNIJUNCTION TRANSISTOR,
192	.Field effect transistor		
194	Doping on side of		DOUBLE-BASE DIODE,
	heterojunction with lower		CONDUCTIVITY-MODULATED
	carrier affinity (e.g., high		TRANSISTOR)
	electron mobility transistor	213	FIELD EFFECT DEVICE
	(HEMT))	214	.Charge injection device
195	Combined with diverse type	215	.Charge transfer device
	device	216	Majority signal carrier (e.g.,
196	.Both semiconductors of the		buried or bulk channel, or
190			peristaltic)
	heterojunction are the same	017	_
	conductivity type (i.e.,	217	Having a conductive means in
	either n or p)		direct contact with channel
197	.Bipolar transistor		(e.g., non-insulated gate)
198	Wide band gap emitter	218	High resistivity channel
199	.Avalanche diode (e.g., so-called		(e.g., accumulation mode) or
	"Zener" diode having breakdown		surface channel (e.g.,
	voltage greater than 6 volts,		transfer of signal charge
			occurs at the surface of the
	including heterojunction		semiconductor) or minority
	IMPATT type microwave diodes)		carriers at input (i.e.,
		010	surface channel input)
		219	Impurity concentration
		219	

# 257 - 6 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

220	Vertically within channel	240	Changing width or direction of
	(e.g., profiled)		channel (e.g., meandering
221	Along the length of the		channel)
	channel (e.g., doping	241	Multiple channels (e.g.,
	variations for transfer		converging or diverging or
	directionality)		parallel channels)
222	Responsive to non-electrical	242	Vertical charge transfer
	external signal (e.g., imager)	243	Channel confinement
223	Having structure to improve	244	Comprising a groove
	output signal (e.g.,	245	Structure for applying electric
	antiblooming drain)		field into device (e.g.,
224	Channel confinement		resistive electrode, acoustic
225	Non-electrical input responsive		traveling wave in channel)
	(e.g., light responsive	246	Phase structure (e.g., doping
	imager, input programmed by		variations to provide
	size of storage sites for use		asymmetry for 2-phase
	as a read-only memory, etc.)		operation; more than four
226	Sensor element and charge		phases or "electrode per bit")
	transfer device are of	247	Uniphase or virtual phase
	different materials or on		structure
	different substrates (e.g.,	248	2-phase
	"hybrid")	249	Electrode structures or
227	With specified dopant (e.g.,	249	materials
,	photoionizable, "extrinsic"	250	Plural gate levels
	detectors for infrared)	251	3
228	Light responsive, back	Z31	Substantially incomplete signal
220	illuminated		charge transfer (e.g., bucket
229	Having structure to improve	252	brigade)
227	output signal (e.g., exposure	252	.Responsive to non-optical, non-
	control structure)	0.50	electrical signal
230	•	253	Chemical (e.g., ISFET, CHEMFET)
230	With blooming suppression	254	Physical deformation (e.g.,
0.2.1	structure		strain sensor, acoustic wave
231	2-dimensional area		detector)
000	architecture	255	.With current flow along
232	Having alternating strips of		specified crystal axis (e.g.,
	sensor structures and register		axis of maximum carrier
	structures (e.g., interline		mobility)
	imager)	256	.Junction field effect transistor
233	Sensors not overlaid by		(unipolar transistor)
	electrode (e.g., photodiodes)	257	Light responsive or combined
234	Single strip of sensors (e.g.,		with light responsive device
	linear imager)	258	In imaging array
235	Electrical input	259	Elongated active region acts as
236	Signal applied to field effect		transmission line or
	electrode		distributed active element
237	Charge-presetting/linear		(e.g., "transmission line"
	input type (e.g., fill and		field effect transistor)
	spill)	260	Same channel controlled by both
238	Input signal responsive to		junction and insulated gate
	signal charge in charge		electrodes, or by both
	transfer device (e.g.,		Schottky barrier and pn
	regeneration or feedback)		junction gates (e.g., "taper
239	Signal charge detection type		isolated" memory cell)
	(e.g., floating diffusion or		
	floating gate non-destructive		
	output)		

261	Junction gate region free of	284	Schottky gate in groove
	direct electrical connection	285	With profiled channel dopant
	(e.g., floating junction gate		concentration or profiled gate
	memory cell structure)		region dopant concentration
262	Combined with insulated gate		(e.g., maximum dopant
	field effect transistor		concentration below surface)
	(IGFET)	286	With non-uniform channel
263	Vertical controlled current	200	thickness or width
203	path	287	With multiple channels or
264	-	207	channel segments connected in
204	Enhancement mode or with high		parallel, or with channel much
	resistivity channel (e.g.,		- · · · · · · · · · · · · · · · · · · ·
0.65	doping of 10 15 cm -3 or less)		wider than length between
265	In integrated circuit		source and drain (e.g., power
266	With multiple parallel current	0.00	JFET)
	paths (e.g., grid gate)	288	.Having insulated electrode
267	With Schottky barrier gate		(e.g., MOSFET, MOS diode)
268	Enhancement mode	289	Significant semiconductor
269	With means to adjust barrier		chemical compound in bulk
	height (e.g., doping profile)		crystal (e.g., GaAs)
270	Plural, separately connected,	290	Light responsive or combined
	gates control same channel		with light responsive device
	region	291	Imaging array
271	Load element or constant	292	Photodiodes accessed by FETs
	current source (e.g., with	293	Photoresistors accessed by
	source to gate connection)		FETs, or photodetectors
272	Junction field effect		separate from FET chip
2,2	transistor in integrated	294	With shield, filter, or lens
	circuit	295	With ferroelectric material
273		233	layer
273	With bipolar device	296	Insulated gate capacitor or
2/4	Complementary junction field	290	insulated gate transistor
075	effect transistors		<u> </u>
275	Microwave integrated circuit		<pre>combined with capacitor (e.g., dynamic memory cell)</pre>
	(e.g., microstrip type)	297	
276	With contact or heat sink	297	With means for preventing
	extending through hole in		charge leakage due to minority
	semiconductor substrate, or		carrier generation (e.g.,
	with electrode suspended over		alpha generated soft error
	substrate (e.g., air bridge)		protection or "dark current"
277	With capacitive or inductive	000	leakage protection)
	elements	298	Capacitor for signal storage
278	With devices vertically spaced		in combination with non-
	in different layers of		volatile storage means
	semiconductor material (e.g.,	299	Structure configured for
	"3-dimensional" integrated		voltage converter (e.g.,
	circuit)		charge pump, substrate bias
279	Pn junction gate in compound		generator)
	semiconductor material (e.g.,	300	Capacitor coupled to, or forms
	GaAs)		gate of, insulated gate field
280	With Schottky gate		effect transistor (e.g., non-
281	Schottky gate to silicon		destructive readout dynamic
	semiconductor		memory cell structure)
282	Gate closely aligned to source	301	Capacitor in trench
	region	302	Vertical transistor
283	With groove or overhang for	303	Stacked capacitor
200	alignment		
	all giment		

# 257 - 8 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

304	Storage node isolated by dielectric from semiconductor	324	Multiple insulator layers (e.g., MNOS structure)
	substrate	325	Non-homogeneous composition
305	With means to insulate		insulator layer (e.g., graded
	adjacent storage nodes (e.g.,		composition layer or layer
	channel stops or field oxide)		with inclusions)
306	Stacked capacitor	326	With additional, non-memory
307	Parallel interleaved	320	control electrode or channel
307			
	capacitor electrode pairs		portion (e.g., accessing field
	(e.g., interdigitized)	000	effect transistor structure)
308	With capacitor electrodes	327	Short channel insulated gate
	connection portion located		field effect transistor
	centrally thereof (e.g., fin	328	Vertical channel or double
	electrodes with central post)		diffused insulated gate field
309	With increased effective		effect device provided with
	electrode surface area (e.g.,		means to protect against
	tortuous path, corrugated, or		excess voltage (e.g., gate
	textured electrodes)		protection diode)
310	With high dielectric constant	329	Gate controls vertical charge
	insulator (e.g., Ta 2 0 5 )		flow portion of channel (e.g.,
311	Storage Node isolated by		VMOS device)
3	dielectric from semiconductor	330	Gate electrode in groove
	substrate	331	Plural gate electrodes or
312	Voltage variable capacitor (i.		grid shaped gate electrode
312	e., capacitance varies with	332	Gate electrode self-aligned
	applied voltage)	332	with groove
313	Inversion layer capacitor	333	With thick insulator to
314	Variable threshold (e.g.,	333	reduce gate capacitance in
314			non-channel areas (e.g., thick
215	floating gate memory device)		oxide over source or drain
315	With floating gate electrode		
316	With additional contacted	334	region)In integrated circuit
0.4.5	control electrode	334	structure
317	With irregularities on	225	
	electrode to facilitate	335	Active channel region has a
	charging or discharging of		graded dopant concentration
	floating electrode		decreasing with distance from
318	Additional control electrode		source region (e.g., double
	is doped region in		diffused device, DMOS
	semiconductor substrate	226	transistor)
319	Plural additional contacted	336	With lightly doped portion of
	control electrodes		drain region adjacent channel
320	Separate control electrodes		(e.g., LDD structure)
	for charging and for	337	In integrated circuit
	discharging floating electrode		structure
321	With thin insulator region	338	With complementary field
	for charging or discharging		effect transistor
	floating electrode by quantum	339	With means to increase
	mechanical tunneling		breakdown voltage
322	With charging or discharging	340	$\ldots$ .With means (other than self-
	by control voltage applied to		alignment of the gate
	source or drain region (e.g.,		electrode) to decrease gate
	by avalanche breakdown of		capacitance (e.g., shield
	drain junction)		electrode)
323	With means to facilitate	341	Plural sections connected in
	light erasure		parallel (e.g., power MOSFET)

342	With means to reduce ON resistance	360	Protection device includes insulated gate transistor
343	All contacts on same surface (e.g., lateral structure)		structure (e.g., combined with resistor element)
344	With lightly doped portion of drain region adjacent channel	361	<pre>For operation as bipolar or punchthrough element</pre>
345	(e.g., LDD structure)With means to prevent sub-	362	Punchthrough or bipolar element
	surface currents, or with non-	363	Including resistor element
	uniform channel doping	364	With resistive gate electrode
346	Gate electrode overlaps the source or drain by no more than depth of source or drain	365	With plural, separately connected, gate electrodes in same device
2.45	(e.g., self-aligned gate)	366	Overlapping gate electrodes
347	Single crystal semiconductor layer on insulating substrate (SOI)	367	Insulated gate controlled breakdown of pn junction (e.g., field plate diode)
348	Depletion mode field effect transistor	368	Insulated gate field effect transistor in integrated
349	With means (e.g., a buried	369	circuit
	channel stop layer) to prevent leakage current along the		Complementary insulated gate field effect transistors
	interface of the semiconductor layer and the insulating	370	Combined with bipolar transistor
	substrate	371	Complementary transistors in
350	Insulated electrode device is combined with diverse type device (e.g., complementary MOSFETs, FET with resistor, etc.)		wells of opposite conductivity types more heavily doped than the substrate region in which they are formed, e.g., twin wells
351	<pre>Complementary field effect   transistor structures only   (i.e., not including bipolar</pre>	372	With means to prevent latchup or parasitic conduction channels
	transistors, resistors, or other components)	373	With pn junction to collect injected minority carriers to
352	Substrate is single crystal insulator (e.g., sapphire or		prevent parasitic bipolar transistor action
	spinel)	374	Dielectric isolation means
353	Single crystal islands of semiconductor layer containing	374	(e.g., dielectric layer in vertical grooves)
	only one active device	375	With means to reduce
354	Including means to eliminate island edge effects (e.g., insulating filling between		<pre>substrate spreading resistance (e.g., heavily doped substrate)</pre>
	islands, or ions in island	376	With barrier region of
255	edges)		reduced minority carrier
355	With overvoltage protective means		lifetime (e.g., heavily doped P+ region to reduce electron
356	For protecting against gate insulator breakdown		minority carrier lifetime, or containing deep level impurity
357	In complementary field effect transistor integrated circuit		or crystal damage), or with region of high threshold
358	Including resistor element		voltage (e.g., heavily doped
359	As thin film structure (e.g., polysilicon resistor)		channel stop region)

# 257 - 10 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

377	With polysilicon	394	With means to prevent
	interconnections to source or		parasitic conduction channels
	drain regions (e.g.,	395	Thick insulator portion
	polysilicon laminated with	396	Recessed into semiconductor
270	silicide)		surface
378	Combined with bipolar	397	In vertical-walled groove
270	transistor	398	Combined with heavily doped
379	Combined with passive		channel stop portion
200	components (e.g., resistors)	399	Combined with heavily doped
380	Polysilicon resistor		channel stop portion
381	With multiple levels of	400	With heavily doped channel
200	polycrystalline silicon		stop portion
382	With contact to source or	401	With specified physical layout
	drain region of refractory		(e.g., ring gate, source/drain
	material (e.g., polysilicon,		regions shared between plural
202	tungsten, or silicide)		FETs, plural sections
383	Contact of refractory or		connected in parallel to form
	platinum group metal (e.g.,	400	power MOSFET)
	molybdenum, tungsten, or titanium)	402	With permanent threshold
384	,		adjustment (e.g., depletion
	Including silicide	402	mode)
385	Multiple polysilicon layers	403	With channel conductivity
386	With means to reduce parasitic		dopant same type as that of
387	capacitance	404	source and drain
307	Gate electrode overlaps at least one of source or drain	404 405	Non-uniform channel doping
	by no more than depth of	405	With gate insulator containing
	source or drain (e.g., self-	406	specified permanent charge
	aligned gate)		Plural gate insulator layers
388	Gate electrode consists of	407	With gate electrode of controlled workfunction
300	refractory or platinum group		
	metal or silicide		<pre>material (e.g., low workfunction gate material)</pre>
389	With thick insulator over	408	Including lightly doped drain
	source or drain region	400	portion adjacent channel
390	Matrix or array of field		(e.g., lightly doped drain,
	effect transistors (e.g.,		LDD device)
	array of FETs only some of	409	With means to increase
	which are completed, or	200	breakdown voltage (e.g., field
	structure for mask programmed		shield electrode, guard ring,
	read-only memory (ROM))		etc.)
391	Selected groups of complete	410	Gate insulator includes
	field effect devices having		material (including air or
	different threshold voltages		vacuum) other than SiO 2
	(e.g., different channel	411	Composite or layered gate
	dopant concentrations)		insulator (e.g., mixture such
392	Insulated gate field effect		as silicon oxynitride)
	transistors of different	412	Gate electrode of refractory
	threshold voltages in same		material (e.g., polysilicon or
	integrated circuit (e.g.,		a silicide of a refractory or
	enhancement and depletion		platinum group metal)
202	mode)	413	Polysilicon laminated with
393	Insulated gate field effect		silicide
	transistor adapted to function		
	as load element for switching		
	insulated gate field effect transistor		
	CLANSIBLECOL		

414	RESPONSIVE TO NON-ELECTRICAL SIGNAL (E.G., CHEMICAL, STRESS, LIGHT, OR MAGNETIC FIELD SENSORS)	436	With means for increasing light absorption (e.g., redirection of unabsorbed light)
415	.Physical deformation	437	Antireflection coating
416	Acoustic wave	438	Avalanche junction
417	Strain sensors	439	Containing dopant adapted for
418	With means to concentrate	433	photoionization
410	stress	440	With different sensor portions
419	With thinned central active	440	responsive to different
413	portion of semiconductor		wavelengths (e.g., color
	surrounded by thick		imager)
	insensitive portion (e.g.	441	Narrow band gap semiconductor
	diaphragm type strain gauge)	441	(<<1eV) (e.g., PbSnTe)
420	Means to reduce sensitivity to	442	II-VI compound semiconductor
420	physical deformation	442	(e.g., HgCdTe)
421	.Magnetic field	443	Matrix or array (e.g., single
422	With magnetic field directing	443	line arrays)
422	means (e.g., shield, pole	444	Light sensor elements overlie
	piece, etc.)	444	active switching elements in
423	Bipolar transistor magnetic		integrated circuit (e.g.,
123	field sensor (e.g., lateral		where the sensor elements are
	bipolar transistor)		deposited on an integrated
424	Sensor with region of high		circuit)
	carrier recombination (e.g.,	445	With antiblooming means
	magnetodiode with carriers	446	With specific isolation means
	deflected to recombination		in integrated circuit
	region by magnetic field)	447	With backside illumination
425	Magnetic field detector using		(e.g., having a thinned
	compound semiconductor		central area or a non-
	material (e.g., GaAs, InSb,		absorbing substrate)
	etc.)	448	With particular electrode
426	Differential output (e.g., with		configuration
	offset adjustment means or	449	Schottky barrier (e.g., a
	with means to reduce		transparent Schottky metallic
	temperature sensitivity)		layer or a Schottky barrier
427	Magnetic field sensor in		containing at least one of
	integrated circuit (e.g., in		indium or tin (e.g., SnO 2 ,
	bipolar transistor integrated	450	indium tin oxide))
420	circuit)	450	With doping profile to adjust
428	.Electromagnetic or particle radiation	4 E 1	barrier height
429	Charged or elementary particles	451	Responsive to light having
	With active region having		lower energy (i.e., longer
430	3		wavelength) than forbidden band gap energy of
	effective impurity concentration less than 10 12		semiconductor (e.g., by
	atoms/cm 3		excitation of carriers from
431	Light		metal into semiconductor)
432	With optical element	452	With edge protection, e.g.,
433	With housing or encapsulation		doped guard ring or mesa
434	With window means		structure
435	With optical shield or mask	453	With specified Schottky
100	means		metallic layer
		454	Schottky metallic layer is a
			silicide

# 257 - 12 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

455	Silicide of Platinum group metal	480	.In voltage variable capacitance diode
456	Silicide of refractory metal	481	.Avalanche diode (e.g., so-called "Zener" diode having breakdown
457			voltage greater than 6 volts)
457	With particular contact geometry (e.g., ring or grid)	482	Microwave transit time device
150		402	(e.g., IMPATT diode)
458	PIN detector, including	483	
	combinations with non-light	403	.With means to prevent edge breakdown
450	responsive active devices	404	
459	With particular contact	484	Guard ring
	geometry (e.g., ring or grid,	485	.Specified materials
460	or bonding pad arrangement)With backside illumination	486	Layered (e.g., a diffusion
400			barrier material layer or a
	<pre>(e.g., with a thinned central   area or non-absorbing</pre>		silicide layer or a precious
	substrate)	487	metal layer) WITH MEANS TO INCREASE BREAKDOWN
461	Light responsive pn junction	407	VOLTAGE THRESHOLD
462	Phototransistor	488	.Field relief electrode
463	With particular doping	489	Resistive
403	concentration		
464	With particular layer	490	Combined with floating pn
404	thickness (e.g., layer less	491	junction guard region
	than light absorption depth)	491	.In integrated circuit
465	Geometric configuration of	492	With electric field controlling
400	junction (e.g., fingers)		semiconductor layer having a low enough doping level in
466	External physical		relationship to its thickness
400	configuration of semiconductor		to be fully depleted prior to
	(e.g., mesas, grooves)		avalanche breakdown (e.g.,
467	.Temperature		RESURF devices)
468	Semiconductor device operated	493	.With electric field controlling
400	at cryogenic temperature	233	semiconductor layer having a
469	With means to reduce		low enough doping level in
103	temperature sensitivity (e.g.,		relationship to its thickness
	reduction of temperature		to be fully depleted prior to
	sensitivity of junction		avalanche breakdown (e.g.,
	breakdown voltage by using a		RESURF devices)
	compensating element)	494	.Reverse-biased pn junction guard
470	Pn junction adapted as		region
	temperature sensor	495	.Floating pn junction guard
471	SCHOTTKY BARRIER		region
472	.To compound semiconductor	496	.With physical configuration of
473	With specified Schottky metal		semiconductor surface to
474	.As active junction in bipolar		reduce electric field (e.g.,
	transistor (e.g., Schottky		reverse bevels, double bevels,
	collector)		stepped mesas, etc.)
475	.With doping profile to adjust	497	PUNCHTHROUGH STRUCTURE DEVICE
	barrier height		(E.G., PUNCHTHROUGH
476	.In integrated structure		TRANSISTOR, CAMEL BARRIER
477	With bipolar transistor	400	DIODE)
478	Plural Schottky barriers with	498	.Punchthrough region fully
	different barrier heights		depleted at zero external
479	Connected across base-		applied bias voltage (e.g.,
	collector junction of		camel barrier or planar doped barrier devices, or so-called
	transistor (e.g., Baker clamp)		"Bipolar SIT" devices)
			proportion devices,

499	INTEGRATED CIRCUIT STRUCTURE WITH	514	With active junction
400	ELECTRICALLY ISOLATED	214	abutting groove (e.g., "walled
	COMPONENTS		emitter")
500	.Including high voltage or high	515	With active junction abutting
	power devices isolated from		groove (e.g., "walled
	low voltage or low power		emitter")
	devices in the same integrated	516	With passive component (e.g.,
E 0.1	circuit		resistor, capacitor, etc.)
501	Including dielectric isolation	517	With bipolar transistor
502	means	E40	structure
502	High power or high voltage device extends completely	518	With polycrystalline
	through semiconductor		<pre>connecting region (e.g., polysilicon base contact)</pre>
	substrate (e.g., backside	519	Including heavily doped
	collector contact)	217	channel stop region adjacent
503	.With contact or metallization		groove
	configuration to reduce	520	Conductive filling in
	parasitic coupling (e.g.,		dielectric-lined groove (e.g.,
	separate ground pads for		polysilicon backfill)
	different parts of integrated	521	Sides of grooves along major
E 0.4	circuit)		crystal planes (e.g., (111),
504	.Including means for establishing		(100) planes, etc.)
	a depletion region throughout a semiconductor layer for	522	Air isolation (e.g., beam lead
	isolating devices in different		supported semiconductor
	portions of the layer (e.g.,	523	islands)
	"JFET" isolation)	343	Isolation by region of intrinsic (undoped)
505	.With polycrystalline		semiconductor material (e.g.,
	semiconductor isolation region		including region physically
	in direct contact with single		damaged by proton bombardment)
	crystal active semiconductor	524	Full dielectric isolation with
506	material		polycrystalline semiconductor
300	.Including dielectric isolation means		substrate
507	With single crystal insulating	525	With complementary (npn and
307	substrate (e.g., sapphire)		pnp) bipolar transistor
508	With metallic conductor within	526	structuresWith bipolar transistor
	isolating dielectric or	320	structure
	between semiconductor and	527	Sides of isolated
	isolating dielectric (e.g.,	327	semiconductor islands along
	metal shield layer or internal		major crystal planes (e.g.,
F 0 0	connection layer)		(111), (100) planes, etc.)
509	Combined with pn junction	528	.Passive components in ICs
	isolation (e.g., isoplanar, LOCOS)	529	Including programmable passive
510	Dielectric in groove		component (e.g., fuse)
511	With complementary (npn and	530	Anti-fuse
	pnp) bipolar transistor	531	Including inductive element
	structures	532	Including capacitor component
512	Complementary devices share	533	Combined with resistor to form RC filter structure
	common active region (e.g.,	534	With means to increase surface
	integrated injection logic, I	J J =	area (e.g., grooves, ridges,
F12	2 L)		etc.)
513	Vertical walled groove	535	Both terminals of capacitor
			isolated from substrate

# 257 - 14 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

536	Ingluding registive element	551	Ingluding weltage reference
537	Including resistive element	221	Including voltage reference element (e.g., avalanche
J J I	Using specific resistive material		diode, so-called "Zener diode"
538	Polycrystalline silicon		with breakdown voltage greater
330	(doped or undoped)		than 6 volts or with positive
539	Combined with bipolar		temperature coefficient of
333	transistor		breakdown voltage)
540	With compensation for non-	552	With bipolar transistor
310	linearity (e.g., dynamic		structure
	isolation pocket bias)	553	Transistors of same
541	Pinch resistor		conductivity type (e.g., npn)
542	Resistor has same doping as		having different current gain
012	emitter or collector of		or different operating voltage
	bipolar transistor		characteristics
543	Lightly doped junction	554	$\ldots$ With connecting region made of
	isolated resistor (e.g., ion		polycrystalline semiconductor
	implanted resistor)		material (e.g., polysilicon
544	.With pn junction isolation		base contact)
545	With means to control isolation	555	Complementary bipolar
	junction capacitance (e.g.,		transistor structures (e.g.,
	lightly doped layer at		integrated injection logic, I
	isolation junction to increase		2 L)
	depletion layer width)	556	Including lateral bipolar
546	With structural means to		transistor structure
	protect against excess or	557	.Lateral bipolar transistor
	reversed polarity voltage		structure
547	With structural means to	558	With base region doping
	control parasitic transistor		concentration step or gradient
	action or leakage current		or with means to increase
548	At least three regions of	559	current gain
	alternating conductivity types	339	With active region formed along
	with dopant concentration		groove or exposed edge in semiconductor
	gradients decreasing from	560	With multiple collectors or
	surface of semiconductor	300	emitters
	(e.g., "triple-diffused"	561	With different emitter to
549	integrated circuit)	301	collector spacings or facing
349	With substrate and lightly doped surface layer of same		areas
	conductivity type, separated	562	With auxiliary collector/re-
	by subsurface heavily doped	302	emitter between emitter and
	region of opposite		output collector (e.g.,
	conductivity type (e.g.,		"Current Hogging Logic"
	"collector diffused isolation"		device)
	integrated circuit)	563	.With multiple separately
550	With lightly doped surface		connected emitter, collector,
	layer of one conductivity type		or base regions in same
	on substrate of opposite		transistor structure
	conductivity type, having	564	Multiple base or collector
	plural heavily doped portions		regions
	of the one conductivity type	565	BIPOLAR TRANSISTOR STRUCTURE
	between the layer and	566	.Plural non-isolated transistor
	substrate, different ones of		structures in same structure
	the heavily doped portions		
	having differing depths or		
	physical extent		

567	Darlington configuration (i.e., emitter to collector current of input transistor supplied to base region of output transistor)	583	With means to reduce transistor action in selected portions of transistor (e.g., heavy base region doping under central web of emitter to prevent
568 569	More than two Darlington- connected transistors Complementary Darlington-	584	<pre>secondary breakdown)With housing or contact (i.e., electrode) means</pre>
570	connected transistorsWith active components in	585	.With means to increase inverse gain
	<pre>addition to Darlington transistors (e.g., antisaturation diode, bleeder</pre>	586	<pre>.With non-planar semiconductor surface (e.g., groove, mesa, bevel, etc.)</pre>
	<pre>diode connected antiparallel to input transistor base- emitter junction, etc.)</pre>	587 588	.With specified electrode meansIncluding polycrystalline semiconductor as connection
571	Non-planar structure (e.g.,	589	.Avalanche transistor
371	mesa emitter, or having a	590	
	groove to define resistor)	390	.With means to reduce minority
572	With resistance means connected between transistor		carrier lifetime (e.g., region of deep level dopant or region of crystal damage)
	base regions	591	.With emitter region having
573	With housing or contact structure or configuration	331	specified doping concentration profile (e.g., high-low
574	Complementary transistors share		concentration step)
	<pre>common active region (e.g., integrated injection logic, I 2 L)</pre>	592	.With base region having specified doping concentration profile or specified
575	Including lateral bipolar transistor structure		configuration (e.g., inactive base more heavily doped than
576	<pre>With contacts of refractory   material (e.g., polysilicon,   silicide of refractory or   platinum group metal)</pre>		active base or base region has constant doping concentration portion (e.g., epitaxial base))
577	.Including additional component in same, non-isolated	593	.With means to increase current gain or operating frequency
	structure (e.g., transistor with diode, transistor with	594	WITH GROOVE TO DEFINE PLURAL DIODES
	resistor, etc.)	595	VOLTAGE VARIABLE CAPACITANCE
578	.With enlarged emitter area		DEVICE
	(e.g., power device)	596	.With specified dopant profile
579	With separate emitter areas connected in parallel	597	Retrograde dopant profile (e.g., dopant concentration
580	With current ballasting means (e.g., emitter ballasting		decreases with distance from rectifying junction)
F.0.1	resistors or base current ballasting means)	598	.With plural junctions whose depletion regions merge to
581	Thin film ballasting means	F00	vary voltage dependence
582	(e.g., polysilicon resistor)With current ballasting means	599	.With means to increase active junction area (e.g., grooved
	<pre>(e.g., emitter ballasting resistors or base current ballasting resistors)</pre>	600	<pre>or convoluted surface) .With physical configuration to   vary voltage dependence (e.g.,   mesa)</pre>

# 257 - 16 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

C O 1			
601	.Plural diodes in same non-	621	.With electrical contact in hole
	isolated structure, or device		in semiconductor (e.g., lead
	having three or more terminals		extends through semiconductor
602	.With specified housing or		body)
002	contact	622	.Groove
602	AVALANCHE DIODE (E.G., SO-CALLED	623	
603	• • •	023	.Mesa structure (e.g., including
	"ZENER" DIODE HAVING BREAKDOWN		undercut or stepped mesa
	VOLTAGE GREATER THAN 6 VOLTS)		configuration or having
604	.Microwave transit time device		constant slope taper)
	(e.g., IMPATT diode)	624	With low resistance ohmic
605	.With means to limit area of		connection means along exposed
	breakdown (e.g., guard ring		mesa edge (e.g., contact or
	having higher breakdown		heavily doped region along
	voltage)		exposed mesa to reduce "skin
606	Subsurface breakdown		effect" losses in microwave
607	WITH SPECIFIED DOPANT (E.G.,		diode)
007	PLURAL DOPANTS OF SAME	625	Semiconductor body including
	CONDUCTIVITY IN SAME REGION)		mesa is intimately bonded to
600	·		thick electrical and/or
608	.Switching device based on		thermal conductor member of
	filling and emptying of deep		larger lateral extent than
	energy levels		semiconductor body (e.g.,
609	.For compound semiconductor		
	(e.g., deep level dopant)		"plated heat sink" microwave
610	.Deep level dopant	60.6	diode)
611	With specified distribution	626	Combined with passivating
	(e.g., laterally localized,		coating
	with specified concentration	627	.With specified crystal plane or
	distribution or gradient)		axis
612	Deep level dopant other than	628	Major crystal plane or axis
011	gold or platinum		other than (100), (110), or
613	INCLUDING SEMICONDUCTOR MATERIAL		(111) (e.g., (731) axis,
013	OTHER THAN SILICON OR GALLIUM		crystal plane several degrees
			from (100) toward (011), etc.)
	ARSENIDE (GAAS) (E.G., PB X SN	629	WITH MEANS TO CONTROL SURFACE
C1.4	1-X TE)	629	
614	1-X TE) .Group II-VI compound (e.g.,		WITH MEANS TO CONTROL SURFACE EFFECTS
	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te)	629 630	WITH MEANS TO CONTROL SURFACE EFFECTS .With inversion-preventing shield
615	1-X TE)  .Group II-VI compound (e.g.,    CdTe, Hg x Cd 1-x Te)  .Group III-V compound (e.g., InP)	630	WITH MEANS TO CONTROL SURFACE EFFECTS .With inversion-preventing shield electrode
	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te)		WITH MEANS TO CONTROL SURFACE EFFECTS .With inversion-preventing shield electrode .In compound semiconductor
615	1-X TE)  .Group II-VI compound (e.g.,    CdTe, Hg x Cd 1-x Te)  .Group III-V compound (e.g., InP)	630 631	WITH MEANS TO CONTROL SURFACE EFFECTS .With inversion-preventing shield electrode .In compound semiconductor material (e.g., GaAs)
615 616	1-X TE)  .Group II-VI compound (e.g.,     CdTe, Hg x Cd 1-x Te)  .Group III-V compound (e.g., InP)  .Containing germanium, Ge	630 631 632	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating
615 616	1-X TE) .Group II-VI compound (e.g.,     CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING	630 631	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion
615 616 617	1-X TE) .Group II-VI compound (e.g.,    CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING    CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF	630 631 632	WITH MEANS TO CONTROL SURFACE  EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal
615 616 617	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA,	630 631 632	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion
615 616 617 618	1-X TE) .Group II-VI compound (e.g.,     CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING     CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF     SEMICONDUCTOR (E.G., MESA,     BEVEL, GROOVE, ETC.)	630 631 632	WITH MEANS TO CONTROL SURFACE  EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of
615 616 617	1-X TE) .Group II-VI compound (e.g.,     CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING     CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF     SEMICONDUCTOR (E.G., MESA,     BEVEL, GROOVE, ETC.) .With thin active central	630 631 632	WITH MEANS TO CONTROL SURFACE  EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant
615 616 617 618	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.) .With thin active central semiconductor portion	630 631 632	WITH MEANS TO CONTROL SURFACE  EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of
615 616 617 618	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.) .With thin active central semiconductor portion surrounded by thicker inactive	630 631 632 633	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor)
615 616 617 618	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.) .With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical	630 631 632 633	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass
615 616 617 618	1-X TE)  .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te)  .Group III-V compound (e.g., InP)  .Containing germanium, Ge  INCLUDING REGION CONTAINING CRYSTAL DAMAGE  PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.)  .With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical support)	630 631 632 633	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass composition containing
615 616 617 618	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.) .With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical support) .With peripheral feature due to	630 631 632 633	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass composition containing component to adjust melting or softening temperature (e.g.,
615 616 617 618	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.) .With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical support) .With peripheral feature due to separation of smaller	630 631 632 633	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass composition containing component to adjust melting or softening temperature (e.g., low melting point glass)
615 616 617 618	1-X TE)  Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te)  Group III-V compound (e.g., InP)  Containing germanium, Ge  INCLUDING REGION CONTAINING CRYSTAL DAMAGE  PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.)  With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical support)  With peripheral feature due to separation of smaller semiconductor chip from larger	630 631 632 633	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass composition containing component to adjust melting or softening temperature (e.g., low melting point glass) Multiple layers
615 616 617 618	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.) .With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical support) .With peripheral feature due to separation of smaller semiconductor chip from larger wafer (e.g., scribe region, or	630 631 632 633	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating  .With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass composition containing component to adjust melting or softening temperature (e.g., low melting point glass) Multiple layers At least one layer of semi-
615 616 617 618	1-X TE)  Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te)  Group III-V compound (e.g., InP)  Containing germanium, Ge  INCLUDING REGION CONTAINING CRYSTAL DAMAGE  PHYSICAL CONFIGURATION OF  SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.)  With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical support)  With peripheral feature due to separation of smaller semiconductor chip from larger wafer (e.g., scribe region, or means to prevent edge effects	630 631 632 633 634	WITH MEANS TO CONTROL SURFACE  EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass composition containing component to adjust melting or softening temperature (e.g., low melting point glass) Multiple layers At least one layer of semining undersidating material
615 616 617 618	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.) .With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical support) .With peripheral feature due to separation of smaller semiconductor chip from larger wafer (e.g., scribe region, or means to prevent edge effects such as leakage current at	630 631 632 633	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass composition containing component to adjust melting or softening temperature (e.g., low melting point glass) Multiple layers At least one layer of seminingulating material Three or more insulating
615 616 617 618	1-X TE)  Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te)  Group III-V compound (e.g., InP)  Containing germanium, Ge  INCLUDING REGION CONTAINING CRYSTAL DAMAGE  PHYSICAL CONFIGURATION OF  SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.)  With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical support)  With peripheral feature due to separation of smaller semiconductor chip from larger wafer (e.g., scribe region, or means to prevent edge effects	630 631 632 633 634	WITH MEANS TO CONTROL SURFACE  EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass composition containing component to adjust melting or softening temperature (e.g., low melting point glass) Multiple layers At least one layer of semining undersidating material
615 616 617 618	1-X TE) .Group II-VI compound (e.g., CdTe, Hg x Cd 1-x Te) .Group III-V compound (e.g., InP) .Containing germanium, Ge INCLUDING REGION CONTAINING CRYSTAL DAMAGE PHYSICAL CONFIGURATION OF SEMICONDUCTOR (E.G., MESA, BEVEL, GROOVE, ETC.) .With thin active central semiconductor portion surrounded by thicker inactive shoulder (e.g., for mechanical support) .With peripheral feature due to separation of smaller semiconductor chip from larger wafer (e.g., scribe region, or means to prevent edge effects such as leakage current at	630 631 632 633 634	WITH MEANS TO CONTROL SURFACE EFFECTS  .With inversion-preventing shield electrode  .In compound semiconductor material (e.g., GaAs)  .Insulating coating With thermal expansion compensation (e.g., thermal expansion of glass passivant matched to that of semiconductor) Insulating coating of glass composition containing component to adjust melting or softening temperature (e.g., low melting point glass) Multiple layers At least one layer of seminingulating material Three or more insulating

638	With discontinuous or varying thickness layer (e.g., layer covers only selected portions	660	.With means to shield device contained in housing or package from charged particles
	of semiconductor)		(e.g., alpha particles) or
639	At least one layer of silicon oxynitride		highly ionizing radiation (i.e., hard X-rays or shorter
640	At least one layer of silicon		wavelength)
	nitride	661	SUPERCONDUCTIVE CONTACT OR LEAD
641	Combined with glass layer	662	.Transmission line or shielded
642	At least one layer of organic	663	.On integrated circuit
	material	664	TRANSMISSION LINE LEAD (E.G.,
643	Polyimide or polyamide		STRIPLINE, COAX, ETC.)
644	At least one layer of glass	665	CONTACTS OR LEADS INCLUDING
645	Insulating layer containing		FUSIBLE LINK MEANS OR NOISE
	specified electrical charge		SUPPRESSION MEANS
	(e.g., net negative electrical	666	LEAD FRAME
	charge)	667	.With dam or vent for encapsulant
646	Coating of semi-insulating	668	.On insulating carrier other than
	material (e.g., amorphous		a printed circuit board
	silicon or silicon-rich	669	.With stress relief
	silicon oxide)	670	.With separate tie bar element or
647	Insulating layer recessed into		plural tie bars
	semiconductor surface (e.g.,	671	Of insulating material
	LOCOS oxide)	672	.Small lead frame (e.g., "spider"
648	Combined with channel stop		frame) for connecting a large
	region in semiconductor		lead frame to a semiconductor
649	Insulating layer of silicon		chip
	nitride or silicon oxynitride	673	.With bumps on ends of lead
650	Insulating layer of glass		fingers to connect to
651	Details of insulating layer		semiconductor
	electrical charge (e.g.,	674	.With means for controlling lead
	negative insulator layer		tension
	charge)	675	.With heat sink means
652	.Channel stop layer	676	.With structure for mounting
653	WITH SPECIFIED SHAPE OF PN		semiconductor chip to lead
	JUNCTION		frame (e.g., configuration of
654	.Interdigitated pn junction or		die bonding flag, absence of a
	more heavily doped side of		die bonding flag, recess for
	junction is concave		LED)
655	WITH SPECIFIED IMPURITY	677	.Of specified material other than
	CONCENTRATION GRADIENT		copper (e.g., Kovar (T.M.))
656	.With high resistivity (e.g.,	678	HOUSING OR PACKAGE
	"intrinsic") layer between P	679	.Smart (e.g., credit) card
	and N layers (e.g., PIN diode)		package
657	.Stepped profile	680	.With window means
658	PLATE TYPE RECTIFIER ARRAY	681	For erasing EPROM
659	WITH SHIELDING (E.G., ELECTRICAL	682	.With desiccant, getter, or gas
	OR MAGNETIC SHIELDING, OR FROM		filling
	ELECTROMAGNETIC RADIATION OR	683	.With means to prevent explosion
	CHARGED PARTICLES)		of package
		684	.With semiconductor element
			forming part (e.g., base, of
			housing)
		685	.Multiple housings
		686	Stacked arrangement

## 257 - 18 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

687	.Housing or package filled with	717	Isolation of cooling means
	solid or liquid electrically		(e.g., heat sink) by an
600	insulating material		electrically insulating
688	.With large area flexible	710	element (e.g., spacer)
	electrodes in press contact	718	Heat dissipating element held
	with opposite sides of active		in place by clamping or spring
	semiconductor chip and	E4.0	means
	surrounded by an insulating	719	Pressed against semiconductor
600	element, e.g., ring	700	element
689	Rigid electrode portion	720	Heat dissipating element has
690 601	.With contact or lead		high thermal conductivity
691	Having power distribution means		<pre>insert (e.g., copper slug in aluminum heat sink)</pre>
692	(e.g., bus structure)	721	With gas coolant
	With particular lead geometry	721	With gas coolant
693	External connection to housing	722	
694	Axial leads	723 724	For plural devices
695	Fanned/radial leads		. With discrete components
696	Bent (e.g., J-shaped) lead	725	With electrical isolation means
697	Pin grid type	726	Devices held in place by
698	With specific electrical	707	clamping
600	feedthrough structure	727	.Device held in place by clamping
699	Housing entirely of metal	728	.For high frequency (e.g.,
	except for feedthrough	700	microwave) device
700	structure	729	.Portion of housing of specific
700	Multiple contact layers	720	materials
	separated from each other by	730	Outside periphery of package
	insulator means and forming		having specified shape or
	<pre>part of a package or housing (e.g., plural ceramic layer</pre>	731	configuration .With housing mount
	package)	731	_
701	.Insulating material	732	Flanged mount
702	Of insulating material other	733 734	Stud mount
702	than ceramic	734	COMBINED WITH ELECTRICAL CONTACT OR LEAD
703	Composite ceramic, or single	735	.Beam leads (i.e., leads that
	ceramic with metal	755	extend beyond the ends or
704	Cap or lid		sides of a chip component)
705	Of high thermal conductivity	736	Layered
, 00	ceramic (e.g., BeO)	737	.Bump leads
706	With heat sink	737	Ball shaped
707	Directly attached to	739	.With textured surface
	semiconductor device	740	.With means to prevent contact
708	.Entirely of metal except for	740	from penetrating shallow PN
, 00	feedthrough		junction (e.g., prevention of
709	With specified insulator to		aluminum "spiking")
, 05	isolate device from housing	741	.Of specified material other than
710	With specified means (e.g.,	7 4 1	unalloyed aluminum
, = 0	lip) to seal base to cap	742	With a semiconductor
711	With raised portion of base for	7 12	conductivity substitution type
,	mounting semiconductor chip		dopant (e.g., germanium in the
712	.With provision for cooling the		case of a gallium arsenide
•	housing or its contents		semiconductor) in a contact
713	For integrated circuit		metal)
714	Liquid coolant	743	For compound semiconductor
715	Boiling (evaporative) liquid		material
716	Cryogenic liquid coolant		
	- 1-2		

744	For compound semiconductor material	766	At least one layer containing chromium or nickel
745	Contact for III-V material	767	Resistive to electromigration
746	Composite material (e.g.,		or diffusion of the contact or
	fibers or strands embedded in		lead material
	solid matrix)	768	Refractory or platinum group
747	With thermal expansion matching		metal or alloy or silicide
	of contact or lead material to		thereof
	semiconductor active device	769	Platinum group metal or
748	Plural layers of specified		silicide thereof
	contact or lead material	770	Molybdenum, tungsten, or
749	At least portion of which is		titanium or their silicides
	transparent to ultraviolet,	771	Alloy containing aluminum
	visible or infrared light	772	Solder composition
750	Layered	773	.Of specified configuration
751	At least one layer forms a	774	Via (interconnection hole)
	diffusion barrier		shape
752	Planarized to top of	775	Varying width or thickness of
	insulating layer		conductor
753	With adhesion promoting means	776	Cross-over arrangement,
	(e.g., layer of material) to		component or structure
	promote adhesion of contact to	777	.Chip mounted on chip
	an insulating layer	778	.Flip chip
754	At least one layer of silicide	779	.Solder wettable contact, lead,
	or polycrystalline silicon		or bond
755	Polysilicon laminated with	780	.Ball or nail head type contact,
D.F. 6	silicide		lead, or bond
756	Multiple polysilicon layers	781	Layered contact, lead or bond
757	Silicide of refractory or	782	.Die bond
750	platinum group metal	783	With adhesive means
758	Multiple metal levels on	784	.Wire contact, lead, or bond
	semiconductor, separated by	785	.By pressure alone
	<pre>insulating layer (e.g., multiple level metallization</pre>	786	.Configuration or pattern of
	for integrated circuit)		bonds
759	Including organic insulating	787	ENCAPSULATED
733	material between metal levels	788	.With specified encapsulant
760	Separating insulating layer	789	With specified filler material
700	is laminate or composite of	790	Plural encapsulating layers
	plural insulating materials	791	Including polysiloxane (e.g.,
	(e.g., silicon oxide on	F.0.0	silicone resin)
	silicon nitride, silicon	792	Including polyimide
	oxynitride)	793	Including epoxide
761	At least one layer containing	794	Including glass
	vanadium, hafnium, niobium,	795	.With specified filler material
	zirconium, or tantalum	796	.With heat sink embedded in
762	At least one layer containing	707	encapsulant
	silver or copper	797	ALIGNMENT MARKS
763	At least one layer of	798	MISCELLANEOUS
	molybdenum, titanium, or		
	tungsten		
764	Alloy containing molybdenum,	_ ~	27.3.667.6
D.C.5	titanium, or tungsten	E-SUBC	CLASSES
765	At least one layer of an alloy		
	containing aluminum		

The following subclasses beginning with the letter E are E-subclasses. Each E-subclass corresponds in scope to a classification in a foreign classification system, for example, the European Classification system (ECLA). The foreign classification equivalent to an E-subclass is identified in the subclass definition. In addition to US documents classified in E-subclasses by US examiners, documents are regularly classified in E-subclasses according to the classification practices of any foreign Offices identified in parentheses at the end of the title. For example, "(EPO)" at the end of a title indicates both European and US patent documents, as classified by the EPO, are regularly added to the subclass. E-subclasses may contain subject matter outside the scope of this class.Consult their definitions, or the documents themselves to clarify or interpret titles.

# E47.001 BULK NEGATIVE RESISTANCE EFFECT DEVICES, E.G., GUNN-EFFECT DEVICES, PROCESSES, OR APPARATUS PECULIAR TO MANUFACTURE OR TREATMENT OF SUCH DEVICES, OR OF PARTS THEREOF (EPO)

- E47.002 .Gunn-effect devices or transferred electron devices (EPO)
- E47.003 ..Controlled by electromagnetic radiation (EPO)
- E47.004 ..Gunn diodes (EPO)
- E47.005 .Processes or apparatus peculiar to manufacture or treatment of these devices or of parts thereof (EPO)
- E39.001 DEVICES USING SUPERCONDUCTIVITY,
  PROCESSES, OR APPARATUS
  PECULIAR TO MANUFACTURE OR
  TREATMENT OF SUCH DEVICES, OR
  OF PARTS THEREOF (EPO)
- E39.002 .Containers or mountings (EPO)
- E39.003 .. For Josephson devices (EPO)
- E39.004 .Characterized by current path (EPO)
- E39.005 .Characterized by shape of element (EPO)
- E39.006 .Characterized by material (EPO)
- E39.007 .. Organic materials (EPO)

- E39.008 ...Fullerene superconductors, e.g., soccerball-shaped allotrope of carbon, e.g., C60, C94 (EPO)
- E39.009 ... Ceramic materials (EPO)
- E39.01 ... Comprising copper oxide (EPO)
- E39.011 ....Multilayered structures, e.g., super lattices (EPO)
- E39.012 .Devices comprising junction of dissimilar materials, e.g.,
  Josephson-effect devices (EPO)
- E39.013 ..Single electron tunnelling devices (EPO)
- E39.014 .. Josephson-effect devices (EPO)
- E39.015 ...Comprising high Tc ceramic materials (EPO)
- E39.016 ..Three or more electrode devices, e.g., transistor-like structures (EPO)
- E39.017 .Permanent superconductor devices (EPO)
- E39.018 .. Comprising high Tc ceramic materials (EPO)
- E39.019 .. Three or more electrode devices (EPO)
- E39.02 ...Field-effect devices (EPO)
- E51.001 ORGANIC SOLID STATE DEVICES,

  PROCESSES OR APPARATUS

  PECULIAR TO MANUFACTURE OR

  TREATMENT OF SUCH DEVICES OR

  OF PARTS THEREOF
- E51.002 .Structural detail of device (EPO)
- E51.003 ..Organic solid-state device adapted for rectifying, amplifying, oscillating, or switching, or capacitors or resistors with potential or surface barrier (EPO)
- E51.004 ...Controllable by only signal applied to control electrode (e.g., base of bipolar transistor, gate of field-effect transistor) (EPO)
- E51.005 ....Field-effect device (e.g., TFT, FET) (EPO)
- E51.006 .....Insulated gate field-effect transistor (EPO)
- E51.007 .....Comprising organic gate dielectric (EPO)

E51.008	Controllable only by variation
	of electric current supplied
	or only electric potential
	applied to electrode carrying
	current to be rectified,
	amplified, oscillated, or
	switched (e.g., two terminal
	device) (EPO)
E51.009	Comprising Schottky junction

- E51.009 ....Comprising Schottky junction (EPO)
- E51.01 ....Comprising organic/organic junction (e.g., heterojunction) (EPO)
- E51.011 ....Comprising organic/inorganic heterojunction (EPO)
- E51.012 ..Radiation-sensitive organic solid-state device (EPO)
- E51.013 ...Metal-organic semiconductormetal device (EPO)
- E51.014 ...Comprising bulk heterojunction (EPO)
- E51.015 ...Comprising organic/inorganic heterojunction (EPO)
- E51.016 ....Majority carrier device using sensitization of wide band gap semiconductor (e.g., TiO 2 ) (EPO)
- E51.017 ...Comprising organic semiconductor-organic semiconductor heterojunction (EPO)
- E51.018 ..Light-emitting organic solidstate device with potential or surface barrier (EPO)
- E51.019 ... Electrode (EPO)
- E51.02 ....Encapsulation (EPO)
- E51.021 ....Arrangements for extracting light from device (e.g., Bragg reflector pair) (EPO)
- E51.022 ...Multicolor organic lightemitting device (OLED) (EPO)
- E51.023 ..Molecular electronic device (EPO)
- E51.024 .Selection of material for organic solid-state device (EPO)
- E51.025 ..For organic solid-state device adapted for rectifying, amplifying, oscillating, or switching, or capacitors or resistors with potential or surface barrier (EPO)
- E51.026 ..For radiation-sensitive or light-emitting organic solid-state device with potential or surface barrier (EPO)

- E51.027 ..Organic polymer or oligomer (EPO)
- E51.028 ...Comprising aromatic,
  heteroaromatic, or arrylic
  chains (e.g., polyaniline,
  polyphenylene, polyphenylene
  vinylene) (EPO)
- E51.029 ....Heteroaromatic compound comprising sulfur or selene (e.g., polythiophene) (EPO)
- E51.03 ....Polyethylene dioxythiophene and derivative (EPO)
- E51.031 ....Polyphenylenevinylene and derivatives (EPO)
- E51.032 ....Polyflurorene and derivative (EPO)
- E51.033 ...Comprising aliphatic or olefinic chains (e.g., polyN-vinylcarbazol, PVC, PTFE) (EPO)
- E51.034 ....Polyacetylene or derivatives (EPO)
- E51.035 ....PolyN-vinylcarbazol and derivative (EPO)
- E51.036 ...Copolymers (EPO)
- E51.037 ...Ladder-type polymer (EPO)
- E51.038 ..Carbon-containing materials (EPO)
- E51.039 ...Fullerenes (EPO)
- E51.04 ...Carbon nanotubes (EPO)
- E51.041 ..Coordination compound (e.g., porphyrin, phthalocyanine, metal(II) polypyridine complexes) (EPO)
- E51.042 ... Phthalocyanine (EPO)
- E51.043 ...Metal complexes comprising
  Group IIIB metal (Al, Ga, In,
  or Ti) (e.g., Tris (8hydroxyquinoline) aluminium
  (Alq3)) (EPO)
- E51.044 ...Transition metal complexes (e.g., Ru(II) polypyridine complexes) (EPO)
- E51.045 ..Biomolecule or macromolecule (e.g., proteins, ATP, chlorophyl, beta-carotene, lipids, enzymes) (EPO)
- E51.046 ..Silicon-containing organic semiconductor (EPO)
- E51.047 ..Macromolecular system with low molecular weight (e.g., cyanine dyes, coumarine dyes, tetrathiafulvalene) (EPO)
- E51.048 ...Charge transfer complexes (EPO)

# 257 - 22 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E51.049	<pre>Polycondensed aromatic or heteroaromatic compound (e.g., pyrene, perylene, pentacene) (EPO)Aromatic compound containing</pre>	E33.009	Including, apart from doping materials or other only impurities, Group IV element (e.g., Si-SiGe superlattice) (EPO)
E31.03	heteroatom (e.g., perylenetetracarboxylic dianhydride, perylene tetracarboxylic diimide) (EPO)	E33.011	Doped superlattice (e.g., nipi superlattice) (EPO)For current confinement (EPO)Multiple active regions
E51.051	Amine compound having at least two aryl on amine-nitrogen atom (e.g., triphenylamine)	F33 013	<pre>between two electrodes (e.g.,     stacks) (EPO)Material of active region (EPO)</pre>
	(EPO)		In different regions (EPO)
	Langmuir Blodgett film (EPO)	E33.015	Comprising only Group IV
E43.001	SEMICONDUCTOR OR SOLID-STATE		element (EPO)
	DEVICES USING GALVANO-MAGNETIC		With heterojunction (EPO)
	OR SIMILAR MAGNETIC EFFECTS, PROCESSES OR APPARATUS	E33.017	Characterized by doping
	PECULIAR TO MANUFACTURE OR		material (EPO)
	TREATMENT OF SUCH DEVICES, OR		Including porous Si (EPO)
	OF PARTS THEREOF (EPO)	E33.019	Comprising only Group II-VI compound (EPO)
	.Hall-effect devices (EPO)	E33.02	Ternary or quaternary
E43.003	Semiconductor Hall-effect		compound (e.g., CdHgTe) (EPO)
E42 004	devices (EPO)	E33.021	With heterojunction (EPO)
E43.004	.Magnetic-field-controlled resistors (EPO)	E33.022	Characterized by doping
E/13 005	Selection of materials (EPO)		material (EPO)
	.Processes or apparatus peculiar	E33.023	Comprising only Group III-V
Д43.000	to manufacture or treatment of		compound (EPO)
	these devices or of parts	E33.024	Binary compound (e.g., GaAs) (EPO)
E/13 007	thereof (EPO)For Hall-effect devices (EPO)	E33.025	Including nitride (e.g.,
	LIGHT EMITTING SEMICONDUCTOR		GaN) (EPO)
E33.001	DEVICES HAVING A POTENTIAL OR	E33.026	Ternary or quaternary compound (e.g., AlGaAs) (EPO)
	A SURFACE BARRIER, PROCESSES	E33.027	With heterojunction (EPO)
	OR APPARATUS PECULIAR TO THE MANUFACTURE OR TREATMENT OF	E33.028	Including nitride (e.g.,
	SUCH DEVICES, OR OF PARTS		AlGaN) (EPO)
	THEREOF	E33.029	Characterized by doping
E33.002	.Device characterized by		material (EPO)
	semiconductor body (EPO)		Nitride compound (EPO)
E33.003	Particular crystalline	E33.031	Including ternary or
	orientation or structure (EPO)		<pre>quaternary compound (e.g., AlGaAs) (EPO)</pre>
E33.004	Comprising amorphous semiconductor (EPO)	E33.032	With heterojunction (e.g.,
E33.005	Shape or structure (e.g., shape	⊞22 A22	AlgaAs/GaAs) (EPO)
E33 000	of epitaxial layer) (EPO)Shape of semiconductor body	±33.U33	Comprising nitride compound (e.g., AlGaN) (EPO)
E33.000	(EPO)	E33.034	With heterojunction (e.g.,
E33.007	Shape of potential barrier	T22 025	Algan/gan) (EPO)
	(EPO)	E33.035	Comprising only Group IV
E33.008	Multiple quantum well	₽33 V3€	compound (e.g., SiC) (EPO)Characterized by doping
	structure (EPO)	0.00	material (EPO)
			maccitat (mio)

E33.037	Comprising compound other than Group II-VI, III-V, and IV compound (EPO)	E33.064	Comprising transparent conductive layers (e.g., transparent conductive oxides
E33.038	Comprising only Group IV-VI compound (EPO)		(TCO), indium tin oxide (ITO)) (EPO)
E33.039	Comprising only Group II-IV- VI compound (EPO)		Characterized by shape (EPO)Electrical contact or lead
	Comprising only Group I-III- VI compound (EPO)	E33.067	(e.g., lead frame) (EPO)Means for light extraction or
E33.041	Characterized by doping material (EPO)	E33.068	<pre>guiding (EPO)Integrated with device (e.g.,</pre>
E33.042	Comprising only Group IV-VI or II-IV-VI compound (EPO)		<pre>back surface reflector, lens) (EPO)</pre>
E33.043	Physical imperfections (e.g., particular concentration or distribution of impurity)		Comprising resonant cavity structure (e.g., Bragg reflector pair) (EPO)
E33.044	(EPO)  .Device characterized by their operation (EPO)		Comprising window layer (EPO)Not integrated with device (EPO)
E33.045	Having p-n or hi-lo junction (EPO)		Reflective means (EPO)Refractive means (e.g., lens)
E33.046	P-I-N device (EPO)	2001070	(EPO)
E33.047	Having at least two p-n junctions (EPO)	E33.074	Scattering means (e.g., surface roughening) (EPO)
E33.048	Having heterojunction or graded gap (EPO)	E33.075	With means for cooling or heating (EPO)
E33.049	Comprising only Group III-V compound (EPO)	E33.076	With means for light detecting (e.g., photodetector) (EPO)
E33.05	Comprising only Group II-IV compound (EPO)	E33.077	Monolithic integration with photosensitive device (EPO)
	Having Schottky barrier (EPO)	E31.001	SEMICONDUCTOR DEVICES RESPONSIVE
	Having MIS barrier layer (EPO)		OR SENSITIVE TO
E33.053	Characterized by field-effect operation (EPO)		ELECTROMAGNETIC RADIATION (E.G., INFRARED RADIATION,
E33.054	Device being superluminescent diode (EPO)		ADAPTED FOR CONVERSION OF RADIATION INTO ELECTRICAL
E33.055	.Detail of nonsemiconductor		ENERGY OR FOR CONTROL OF
	component other than light-		ELECTRICAL ENERGY BY SUCH RADIATION PROCESSES, OR
	emitting semiconductor device		APPARATUS PECULIAR TO
E33 056	(EPO)Packaging (EPO)		MANUFACTURE OR TREATMENT OF
	Adapted for surface mounting (EPO)		SUCH DEVICES, OR OF PARTS THEREOF) (EPO)
E33.058	Housing (EPO)	E31.002	.Characterized by semiconductor
	Encapsulation (EPO)	=24 002	body (EPO)
	Coatings (EPO)	E31.003	Characterized by semiconductor
E33.061	Comprising luminescent	₽21 00 <i>4</i>	body material (EPO)
	<pre>material (e.g., fluorescent) (EPO)</pre>		In different semiconductor
E33.062	Electrodes (EPO)		regions (e.g., Cu 2 X/CdX
	Characterized by material		heterojunction and X being Group VI element) (EPO)
	(EPO)	E31.006	Comprising only Cu 2 X/CdX heterojunction and X being Group VI element (EPO)

# 257 - 24 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E31.007	<pre>Comprising only heterojunction including Group I-III-VI compound (e.g., CdS/ CuInSe 2 heterojunction) (EPO)</pre>	E31.027	Comprising only Group I-III- VI chalcopyrite compound (e.g., CuInSe 2 , CuGaSe 2 , CuInGaSe 2 ) (EPO)
	Selenium or tellurium (EPO)For device having potential	E31.028	Characterized by doping material (EPO)
L31.003	or surface barrier (EPO)	E31.029	Comprising only Group IV-VI
E31.01	Characterized by doping material (EPO)		or II-IV-VI chalcogenide compound (e.g., PbSnTe) (EPO)
E31.011	Including, apart from doping material or other impurity,	E31.03	Characterized by doping material (EPO)
	only Group IV element (EPO)	E31.031	Characterized by doping
E31.012	For device having potential or surface barrier (EPO)	E31 032	<pre>material (EPO)Characterized by semiconductor</pre>
E31.013	Comprising porous silicon as part of active layer (EPO)	131.032	body shape, relative size, or disposition of semiconductor
E31.014	Characterized by doping		regions (EPO)
m21 ∩1E	material (EPO)	E31.033	Multiple quantum well structure (EPO)
E31.015	Including, apart from doping material or other impurity,	E31.034	Characterized by amorphous
	only Group II-VI compound		semiconductor layer (EPO)
	(e.g., CdS, ZnS, HgCdTe) (EPO)	E31.035	Including, apart from doping
E31.016	For device having potential or surface barrier (EPO)		<pre>material or other impurity, only Group IV element or</pre>
E31.017	Characterized by doping		compound (e.g., Si-SiGe
201101	material (EPO)		superlattice) (EPO)
E31.018	Including ternary compound	E31.036	Doping superlattice (e.g.,
₽31 N10	<pre>(e.g., HgCdTe) (EPO)Including, apart from doping</pre>	E31.037	nipi superlattice) (EPO)For device having potential or
шэт.отэ	material or other impurity,		surface barrier (EPO)
	only Group III-V compound		Shape of body (EPO)
TI21 00	(EPO)	E31.039	Shape of potential or surface
E31.U2	For device having potential or surface barrier (EPO)	E31.04	<pre>barrier (EPO)Characterized by semiconductor</pre>
E31.021	Characterized by doping material GaAlAs, InGaAs,		body crystalline structure or plane (EPO)
	InGaAsP (EPO)	E31.041	Including thin film deposited
E31.022	Including ternary or quaternary compound (EPO)		on metallic or insulating substrate (EPO)
E31.023	Including, apart from doping	E31.042	Including only Group IV
	material or other impurity, only Group IV compound (e.g.,	E31 0/13	element (EPO)Including polycrystalline
	SiC) (EPO)	E31.043	semiconductor (EPO)
E31.024	For device having potential	E31.044	Including only Group IV
T21 00F	or surface barrier (EPO)	T21 045	element (EPO)
E31.U25	<pre>Characterized by doping material (EPO)</pre>	E31.045	Including microcrystalline silicon ( c-Si) (EPO)
E31.026	Including, apart from doping material or other impurity,	E31.046	Including microcrystalline Group IV compound (e.g., c-
	only compound other than Group II-VI, III-V, and IV compound	E31.047	SiGe, c-SiC) (EPO)Including amorphous
	(EPO)		semiconductor (EPO)
		E31.048	Including only Group IV element (EPO)

E31.049	Including Group IV compound (e.g., SiGe, SiC) (EPO)	E31.068	Characterized by two potential or surface barriers
E31.05	Having light-induced		(EPO)
	characteristic variation (e.g., Staebler-Wronski	E31.069	Bipolar phototransistor (EPO)
	effect) (EPO)	E31.07	Characterized by at least
E31.051	Including other		three potential barriers (EPO)
	nonmonocrystalline material	E31.071	Photothyristor (EPO)
	(e.g., semiconductor particles		Static induction type
	embedded in insulating	L31.072	(i.e., SIT device) (EPO)
	material) (EPO)	m21 072	
F31 052	.Adapted to control current flow	E31.0/3	Field-effect type (e.g.,
DJ1.0J2	through device (e.g.,		junction field-effect
	photoresistor) (EPO)	704 054	phototransistor) (EPO)
T21 0F2	<del>-</del>		With Schottky gate (EPO)
E31.033	For device having potential or	E31.075	Charge-coupled device (CCD)
	surface barrier (e.g.,		(EPO)
-04 054	phototransistor) (EPO)	E31.076	Photo MESFET (EPO)
E31.054	Device sensitive to infrared,	E31.077	With PN homojunction gate
	visible, or ultraviolet		(EPO)
	radiation (EPO)	E31.078	Charge-coupled device (CCD)
E31.055	Characterized by only one		(EPO)
	potential or surface barrier	E31.079	Field-effect
	(EPO)		phototransistor (EPO)
E31.056	Potential barrier being of	E31.08	With PN heterojunction gate
	point contact type (EPO)	<b>L31.00</b>	(EPO)
E31.057	PN homojunction potential	E31 081	Charge-coupled device (CCD)
	barrier (EPO)	<b>L31.001</b>	(EPO)
E31.058	Device comprising active	E31 082	Field-effect
	layer formed only by Group II-	L31.002	phototransistor (EPO)
	VI compound (e.g., HgCdTe IR	F31 083	Conductor-insulator-
	photodiode) (EPO)	дэт.005	semiconductor type (EPO)
E31.059	Device comprising active	F31 08/	Diode or charge-coupled
	layer formed only by Group	ПЭТ.004	device (CCD) (EPO)
	III-V compound (EPO)	₽21 NOE	Metal-insulator-
E31.06	Device comprising active	E31.003	
	layer formed only by Group IV		semiconductor field-effect transistor (EPO)
	compound (EPO)	T21 006	
E31.061	PIN potential barrier (EPO)	E31.086	Device sensitive to very short
	Device comprising Group IV		wavelength (e.g., X-ray,
	amorphous material (EPO)		gamma-ray, or corpuscular
E31.063	Potential barrier working in		radiation) (EPO)
дэт.005	avalanche mode (e.g.,	E31.087	Bulk-effect radiation
	avalanche mode (e.g., avalanche photodiode) (EPO)		detector (e.g., Ge-Li
E21 064	Heterostructure (e.g.,		compensated PIN gamma-ray
E31.004	surface absorption or		detector) (EPO)
	=	E31.088	Li-compensated PIN gamma-ray
	multiplication (SAM) layer)		detector (EPO)
T21 065	(EPO)	E31.089	With surface barrier or
E31.005	Schottky potential barrier		shallow PN junction (e.g.,
D24 055	(EPO)		surface barrier alpha-particle
E31.066	Metal-semiconductor-metal		detector) (EPO)
	(MSM) Schottky barrier (EPO)	E31.09	With shallow PN junction
E31.067	PN heterojunction potential		(EPO)
	barrier (EPO)	E31.091	Field-effect type (e.g., MIS-
			type detector) (EPO)

## 257 - 26 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E31.092Device being sensitive to very short wavelength (e.g., X-ray,	E31.108Semiconductor light source and radiation-sensitive
gamma-ray) (EPO)	semiconductor device both
E31.093 Device sensitive to infrared,	having potential or surface
visible, or ultraviolet	barrier (EPO)
radiation (EPO)	E31.109Formed in or on common
E31.094Comprising amorphous	substrate (EPO)
semiconductor (EPO)	E31.11 .Detail of nonsemiconductor
E31.095 .Structurally associated with	component of radiation-
electric light source (e.g., electroluminescent light	sensitive semiconductor device (EPO)
source) (EPO)	E31.111Input/output circuit of device
E31.096 Hybrid device containing	(EPO)
photosensitive and	E31.112For device having potential or
electroluminescent components	surface barrier (EPO)
within one single body (EPO)	E31.113Circuit arrangement of general
E31.097Light source controlled by	character for device (EPO)
radiation-sensitive	E31.114For device having potential or
semiconductor device (e.g.,	surface barrier (EPO)
image converter, image	E31.115Position-sensitive and
amplifier, image storage	lateral-effect photodetector
device) (EPO)	(e.g., quadrant photodiode)
E31.098 Device without potential or	(EPO)
surface barrier (EPO)	E31.116Device working in avalanche
E31.099Light source being	mode (EPO)
semiconductor device with	E31.117 Encapsulation (EPO)
potential or surface barrier	E31.118For device having potential or
(e.g., light-emitting diode)	surface barrier (EPO)
(EPO)	E31.119Coatings (EPO)
E31.1Device with potential or	E31.12For device having potential or
surface barrier (EPO)	surface barrier (EPO)
E31.101Semiconductor light source and	E31.121For filtering or shielding
radiation-sensitive	light (e.g., multicolor filter
semiconductor device both	for photodetector) (EPO)
having potential or surface barrier (EPO)	E31.122For shielding light (e.g.,
E31.102Formed in or on common	light-blocking layer, cold
substrate (EPO)	shield for infrared detector)
E31.103Radiation-sensitive	(EPO)
semiconductor device	E31.123For interference filter
controlled by light source	(e.g., multilayer dielectric
(EPO)	filter) (EPO)
E31.104Radiation-sensitive	E31.124Electrode (EPO)
semiconductor device without	E31.125For device having potential or
potential or surface barrier	surface barrier (EPO)
(e.g., photoresistor) (EPO)	E31.126 Transparent conductive layer
E31.105Light source being	(e.g., transparent conductive
semiconductor device having	oxide (TCO), indium tin oxide
potential or surface barrier	(ITO) layer) (EPO)
(e.g., light-emitting diode)	E31.127Optical element associated with device (EPO)
(EPO)	E31.128Device having potential or
E31.106Optical potentiometer (EPO)	surface barrier (EPO)
E31.107Radiation-sensitive	E31.129Comprising luminescent member
semiconductor device with	(e.g., fluorescent sheet)
potential or surface barrier	(EPO)
(EPO)	(111.0)

E31.13Texturized surface (EPO) E31.131Arrangement for temperature	E27.015In combination with bipolar transistor (EPO)
regulation (e.g., cooling,	E27.016In combination with diode,
heating, or ventilating) (EPO)	resistor, or capacitor (EPO)
E27.001 DEVICE CONSISTING OF A PLURALITY	E27.017In combination with bipolar
OF SEMICONDUCTOR OR OTHER	transistor and diode,
SOLID STATE COMPONENTS FORMED	resistor, or capacitor (EPO)
IN OR ON A COMMON SUBSTRATE,	E27.018With component other than
E.G., INTEGRATED CIRCUIT	field-effect type (EPO)
DEVICE (EPO)	E27.019Bipolar transistor in
E27.002 .Including bulk negative	combination with diode,
resistance effect component	capacitor, or resistor (EPO)
(EPO)	E27.02Vertical bipolar
E27.003 Including Gunn-effect device	transistor in combination with
(EPO)	diode, capacitor, or resistor
E27.004 .Including solid state component	(EPO)
for rectifying, amplifying, or	E27.021Vertical bipolar
switching without a potential	transistor in combination with
barrier or surface barrier	resistor or capacitor only
(EPO)	(EPO)
E27.005 .Including component using	E27.022Vertical bipolar
galvano-magnetic effects, e.g.	transistor in combination with
Hall effect (EPO)	diode only (EPO)
E27.006 .Including piezo-electric,	E27.023Lateral bipolar transistor
electro-resistive, or magneto-	in combination with diode,
resistive component (EPO)	capacitor, or resistor (EPO)
E27.007 .Including superconducting	E27.024Including combination of
component (EPO)	diode, capacitor, or resistor
E27.008 .Including thermo-electric or	(EPO)
thermo-magnetic component with or without a junction of	E27.025Including combination of
dissimilar material or thermo-	capacitor or resistor only
magnetic component (EPO)	(EPO) E27.026Integrated circuit having a
E27.009 .Including semiconductor	three-dimensional layout (EPO)
component with at least one	E27.027Including components formed
potential barrier or surface	on opposite sides of a
barrier adapted for	semiconductor substrate (EPO)
rectifying, oscillating,	E27.028Including component having an
amplifying, or switching, or	active region in common (EPO)
Including integrated passive	E27.029Including component of the
circuit elements (EPO)	field-effect type (EPO)
E27.01With semiconductor substrate	E27.03In combination with bipolar
only (EPO)	transistor and diode,
E27.011Including a plurality of	capacitor, or resistor (EPO)
components in a non-repetitive	E27.031In combination with
configuration (EPO)	vertical bipolar transistor
E27.012 Made of compound	and diode, capacitor, or
semiconductor material, e.g.	resistor (EPO)
III-V material (EPO)	E27.032In combination with
E27.013Integrated circuit having a	lateral bipolar transistor and
two-dimensional layout of	diode, capacitor, or resistor
components without a common	(EPO)
active region (EPO)	E27.033In combination with diode,
E27.014Including a field-effect	capacitor, or resistor (EPO)

type component (EPO)

# 257 - 28 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E27.034	In combination with capacitor only (EPO)	E27.057	Vertical complementary transistor (EPO)
E27.035	In combination with	E27.058	Combination of direct and
E27 026	resistor only (EPO)With component other than		<pre>inverse vertical transistors (e.g., collector acts as</pre>
E27.036	field-effect type (EPO)		emitter) (EPO)
E27.037	Bipolar transistor in	E27.059	Including field-effect
	combination with diode,	T07 06	component only (EPO)
E37 030	capacitor, or resistor (EPO)	E27.06	Field-effect transistor with insulated gate (EPO)
EZ/.U38	Vertical bipolar transistor in combination with	F27 061	Combination of depletion
	diode, capacitor, or resistor	ш27.001	and enhancement field-effect
	(EPO)		transistors (EPO)
E27.039	Vertical bipolar	E27.062	Complementary MIS (EPO)
	transistor in combination with	E27.063	Means for preventing a
	diode only (EPO)		parasitic bipolar action
E27.04	With Schottky diode only		between the different
E27 041	(EPO)		transistor regions, e.g. latch-up prevention (EPO)
E27.041	Vertical bipolar transistor in combination with	E27.064	Combination of
	resistor only (EPO)	127.001	complementary transistors
E27.042	Vertical bipolar		having a different structure,
	transistor in combination with		e.g. stacked CMOS, high-
	capacitor only (EPO)		voltage and low-voltage CMOS
E27.043	Lateral bipolar transistor	E07 06E	(EPO)
	in combination with diode,	E27.005	<pre>in the substrate (EPO)</pre>
E27 044	capacitor, or resistor (EPO)Including combination of	E27.066	Including a P-well only in
EZ / • 044	diode, capacitor, or resistor	127.000	the substrate (EPO)
	(EPO)	E27.067	Including both N- and P-
E27.045	Combination of capacitor		wells in the substrate, e.g.
	and resistor (EPO)		twin-tub (EPO)
E27.046	Including only semiconductor	E27.068	Schottky barrier gate field-
	components of a single kind,	T07 060	effect transistor (EPO)
	<pre>e.g., all bipolar transistors, all diodes, or all CMOS (EPO)</pre>	E27.069	PN junction gate field- effect transistor
E27 047	Resistor only (EPO)	E27.07	Including a plurality of
	Capacitor only (EPO)	L2 / • 0 /	individual components in a
	Varactor diode (EPO)		repetitive configuration (EPO)
E27.05	Metal-insulated-	E27.071	Including resistor or
	semiconductor (MIS) diode		capacitor only (EPO)
	(EPO)	E27.072	Including bipolar component
	Diode only (EPO)	E07 073	(EPO)
	Thyristor only (EPO)		Including diode only (EPO)Including bipolar transistor
	Bipolar component only (EPO)Combination of lateral and	E27.074	(EPO)
E27.034	vertical transistors only	E27.075	Bipolar dynamic random
	(EPO)		access memory structure (EPO)
E27.055	Vertical bipolar transistor	E27.076	Array of single bipolar
	only (EPO)		transistors only, e.g. read
E27.056	Vertical direct transistor		only memory structure (EPO)
	of the same conductivity type	E27.077	Static bipolar memory cell
	having different		structure (EPO)
	characteristics, (e.g.		

Darlington transistor) (EPO)

E27.078Bipolar electrically programmable memory structure	E27.103Electrically programmable ROM (EPO)
(EPO) E27.079Thyristor (EPO)	E27.104Ferroelectric non-volatile memory structure (EPO)
E27.08Unijunction transistor, i.e., three terminal device	E27.105Masterslice integrated circuit (EPO)
with only one p-n junction	E27.106Using bipolar structure
having a negative resistance region in the I-V	(EPO) E27.107Using field-effect structure
characteristic (EPO)	(EPO)
E27.081Including field-effect component (EPO)	E27.108CMOS gate array (EPO) E27.109Using combined field-effect/
E27.082Including bucket brigade	bipolar structure (EPO)
type charge coupled device (C.C.D) (EPO)	E27.11Input and output buffer/ driver (EPO)
E27.083Including charge coupled	E27.111 Substrate comprising other than
<pre>device (C.C.D) or charge injection device (C.I.D) (EPO)</pre>	a semiconductor material, e.g. insulating substrate or
E27.084Dynamic random access	layered substrate Including a
memory, DRAM, structure (EPO) E27.085One-transistor memory cell	non-semiconductor layer (EPO) E27.112Including insulator on
structure, i.e., each memory	semiconductor, e.g. SOI
cell containing only one transistor (EPO)	(silicon on insulator) (EPO) E27.113Combined with thin-film or
E27.086Storage electrode stacked	thick-film passive component
over the transistor E27.087With bit line higher than	(EPO)
capacitor (EPO)	E27.114 .Including only passive thin-film or thick-film elements on a
E27.088With capacitor higher than bit line level (EPO)	<pre>common insulating substrate (EPO)</pre>
E27.089Storage electrode having multiple wings (EPO)	E27.115Thick-film circuits (EPO) E27.116Thin-film circuits (EPO)
E27.09Capacitor extending under	
the transistor (EPO)	E27.117 .Including organic material in active region
E27.091Transistor in trench (EPO)	E27.118 Including semiconductor
E27.092Capacitor in trench (EPO)	components sensitive to
E27.093Capacitor extending under or around the transistor (EPO)	<pre>infrared radiation, light, or electromagnetic radiation of a</pre>
E27.094	shorter wavelength (EPO)
extension stacked over the transistor (EPO)	E27.119Including semiconductor components with at least one
E27.095Capacitor and transistor	potential barrier, surface
in common trench (EPO)	barrier, or recombination zone
E27.096Vertical transistor (EPO)	adapted for light emission
E27.097Peripheral structure (EPO)	(EPO)
E27.098Static random access memory, SRAM, structure (EPO)	E27.12 .Including semiconductor component with at least one
E27.099Load element being a MOSFET	potential barrier or surface barrier adapted for light
transistor (EPO) E27.1Load element being a thin	emission structurally
film transistor (EPO)	associated with controlling devices having a variable
E27.101Load element being a resistor (EPO)	impedance and not being light
E27.102Read-only memory, ROM,	sensitive (EPO)
structure (EPO)	E27.121 In a repetitive configuration (EPO)

# 257 - 30 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E27.122 .Including active semiconductor component sensitive to infrared radiation, light, or electromagnetic radiation of a shorter wavelength (EPO) E27.123Energy conversion device (EPO) E27.124In a repetitive configuration,	E27.141Imager using a photoconductor layer (e.g., single photoconductor layer for all pixels) (EPO) E27.142Color imager (EPO) E27.143Infrared imager (EPO) E27.144Of the hybrid type (e.g.,
e.g. planar multi-junction solar cells (EPO)	<pre>chip-on-chip, bonded substrates) (EPO)</pre>
E27.125Including only thin film solar cells deposited on a substrate (EPO)	E27.145Anti-blooming (EPO) E27.146X-ray, gamma-ray, or high energy radiation imagers (EPO)
E27.126Including multiple vertical junction or V-groove junction solar cells formed in a semiconductor substrate (EPO)	E27.147Contact-type imager (e.g., contacts document surface) (EPO) E27.148Junction field effect
E27.127Device controlled by radiation (EPO)	transistor (JFET) imager or static induction transistor
E27.128With at least one potential barrier or surface barrier (EPO)	(SIT) imager (EPO) E27.149Bipolar transistor imager (EPO)
E27.129In a repetitive configuration (EPO)	E27.15 Charge coupled imager (EPO) E27.151 Structural or functional
E27.13Imager Including structural or functional details of the device (EPO) E27.131Geometry or disposition of	details (EPO) E27.152Geometry or disposition of pixel-elements, address lines or gate-electrodes (EPO)
<pre>pixel-elements, address-lines, or gate-electrodes (EPO)</pre>	E27.153Linear CCD imager (EPO) E27.154Area CCD imager (EPO)
E27.132Pixel-elements with integrated switching, control, storage, or amplification	E27.155Frame-interline transfer (EPO) E27.156Interline transfer (EPO)
elements (EPO) E27.133Photodiode array or MOS	E27.150Frame transfer (EPO) E27.158Charge injection device
imager (EPO) E27.134Color imager (EPO)	(CID) imager (EPO) E27.159CCD or CID color imager
E27.135Multicolor imager having a stacked pixel-element structure, e.g. npn, npnpn or	(EPO) E27.16Infrared CCD or CID imager (EPO)
MQW elements (EPO) E27.136Infrared imager (EPO) E27.137Of the hybrid type (e.g.,	E27.161Of the hybrid type (e.g., chip-on-chip, bonded
chip-on-chip, bonded substrates) (EPO)	substrates) (EPO) E27.162Anti-blooming (EPO) E27.163Including a photoconductive
E27.138Multispectral infrared imager having a stacked pixel-element structure, e.g., npn,	layer deposited on the CCD structure (EPO)
npnpn or MQW structures (EPO) E27.139Anti-blooming (EPO)	E29.001 SEMICONDUCTORS DEVICES ADAPTED FOR RECTIFYING, AMPLIFYING, OSCILLATING, OR SWITCHING,
E27.14X-ray, gamma-ray, or high energy radiation imager (measuring X-, gamma- or corpuscular radiation) (EPO)	CAPACITORS, OR RESISTORS WITH AT LEAST ONE POTENTIAL-JUMP BARRIER OR SURFACE BARRIER (EPO)

E29.002	.Electrical characteristics due to properties of entire semiconductor body rather than just surface region (EPO)	E29.015	With insulating layer characterized by dielectric or electrostatic property (e.g., including fixed charge or
E29.003	Characterized by their crystalline structure (e.g., polycrystalline, cubic) particular orientation of crystalline planes (EPO)	E29.016	semi-insulating surface layer) (EPO)For preventing surface leakage due to surface inversion layer (e.g., channel
E29.004	With specified crystalline planes or axis (EPO)	E29.017	<pre>stop) (EPO)With field relief</pre>
E29.005	Characterized by specified shape or size of PN junction or by specified impurity		<pre>electrodes acting on insulator potential or insulator charges (EPO)</pre>
H20 006	concentration gradient within the device (EPO)	E29.018	Comprising internal isolation within devices or components
E29.006	Characterized by particular design considerations to control electrical field	E29.019	(EPO)Isolation by PN junctions (EPO)
E29.007	effect within device (EPO)For controlling surface	E29.02	Isolation by dielectric regions (EPO)
	leakage or electric field concentration (EPO)	E29.021	For source or drain region of field-effect device (EPO)
E29.008	For controlling breakdown voltage of reverse biased devices (EPO)		Characterized by shape of semiconductor body (EPO)Adapted for altering junction
E29.009	With field relief electrode (field plate) (EPO)	2237023	breakdown voltage by shape of semiconductor body (EPO)
E29.01	With at least two field relief electrodes used in combination and not electrically interconnected (EPO)	E29.024	Characterized by shape, relative sizes or dispositions of semiconductor regions or junctions between regions (EPO)
E29.011	With one or more field relief electrode comprising resistance material (e.g., semi insulating material, lightly doped poly-silicon)		<pre>Characterized by particular    shape of junction between    semiconductor regions (EPO)Surface layout of device    (EPO)</pre>
E29.012	(EPO)By doping profile or shape or arrangement of the PN	E29.027	Surface layout of MOS gated device (e.g., DMOSFET or IGBT) (EPO)
	junction, or with supplementary regions (e.g.,		With a nonplanar gate structure (EPO)
F29 N13	<pre>guard ring, LDD, drift region) (EPO)With supplementary region</pre>	E29.029	With semiconductor regions connected to electrode
E29.013	doped oppositely to or in rectifying contact with semiconductor containing or contacting region(e.g., guard rings with PN or Schottky		carrying current to be rectified, amplified or switched and such electrode being part of semiconductor device which comprises three or more electrodes (EPO)
E29.014	<pre>junction) (EPO)With breakdown supporting region for localizing</pre>	E29.03	<pre>Emitter regions of bipolar     transistors (EPO)Of lateral transistors (EPO)</pre>
	breakdown or limiting its voltage (EPO)		Noninterconnected multiemitter structures (EPO)

# 257 - 32 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E29.033	Of heterojunction bipolar transistors (EPO)	E29.058	Of charge coupled devices (EPO)
	Collector regions of bipolar transistors (EPO)	E29.059	Gate region of field-effect devices with PN junction gate
	Pedestal collectors (EPO)Anode or cathode regions of thyristors or gated bipolar-	E29.06	(EPO)Substrate region of field- effect devices (EPO)
E29.037	<pre>mode devices (EPO)Anode regions of thyristors or gated bipolar-mode devices</pre>		<pre>Of field-effect transistors   (EPO)With insulated gate (EPO)</pre>
E30 U30	(EPO)Cathode regions of		With inactive supplementary region (e.g.,
	thyristors (EPO)Source or drain regions of		for preventing punch-through, improving capacity effect or
E29.04	field-effect devices (EPO)Of field-effect transistors	E29.064	leakage current) (EPO)Characterized by contact
E29.041	with insulated gate (EPO)Of field-effect transistors	E20 065	structure of substrate region (EPO)Of charge coupled devices
	with Schottky gate (EPO)Tunneling barrier (EPO)		(EPO)Body region structure of
E29.043	With semiconductor regions connected to electrode not carrying current to be rectified, amplified or	E29.000	IGFET's with channel containing layer (DMOSFET or IGBT) (EPO)
	switched and such electrode being part of semiconductor	E29.067	<pre>With nonplanar gate    structure (EPO)</pre>
	device which comprises three or more electrodes (EPO)	E29.068	Characterized by materials of semiconductor body (EPO)
	Base region of bipolar transistors (EPO)	E29.069	Single quantum well structures (EPO)
	Of lateral transistors (EPO)Base regions of thyristors (EPO)		Quantum wire structures (EPO)Quantum box or quantum dot structures (EPO)
E29.047	Anode base regions of thyristors (EPO)	E29.072	Structures with periodic or quasi-periodic potential
	Cathode base regions of thyristors (EPO)		<pre>variation, (e.g., multiple quantum wells, superlattices)</pre>
E29.049	Channel region of field- effect devices (EPO)	E29.073	(EPO)Doping structures (e.g.,
E29.05	Of field-effect transistors (EPO)		<pre>doping superlattices, nipi- superlattices) (EPO)</pre>
	With insulated gate (EPO)Nonplanar channel (EPO)	E29.074	Structures without potential periodicity in direction
	With nonuniform doping structure in channel region surface (EPO)		<pre>perpendicular to major surface of substrate (e.g., lateral superlattice) (EPO)</pre>
E29.054	Doping structure being parallel to channel length (EPO)		<pre>Compositional structures   (EPO)With layered structures with</pre>
E29.055	With vertical doping		quantum effects in vertical direction (EPO)
E29.056	variation (EPO)With variation of composition of channel (EPO)	E29.077	Comprising at least one long-range structurally
E29.057	With PN junction gate		disordered material (e.g., one-dimensional vertical amorphous superlattices) (EPO)

<b>⊡</b> 20 ∩70	Comprising only	<b>₽</b> 20 103	Db gompounds (o.g. DbO)
E29.076	<pre>Comprising only semiconductor materials (EPO)</pre>	E29.103	Pb compounds (e.g., PbO) (EPO)
E29.079	Two or more elements from two or more groups of Periodic	E29.104	Si compounds (e.g., SiC) (EPO)
	Table of elements (e.g.,	E29.105	Characterized by combinations
	alloys) (EPO)		of two or more features of
	Amorphous materials (EPO)		crystalline structure, shape,
E29.081	In different semiconductor		materials, physical
	regions (e.g.,		<pre>imperfections, and concentration/distribution of</pre>
<b>⊏</b> 20 ∩02	heterojunctions) (EPO)Only element from fourth group		impurities in bulk material
E29.002	of Periodic System in		(EPO)
	uncombined form (EPO)	E29.106	Characterized by physical
E29.083	Amorphous materials (EPO)		imperfections; having polished
	Including two or more of		or roughened surface (EPO)
	elements from fourth group of	E29.107	Imperfections within
	Periodic System (EPO)		semiconductor body (EPO)
E29.085	In different semiconductor	E29.108	Imperfections on surface of
	regions (e.g.,	E20 100	semiconductor body (EPO)
T20 006	heterojunctions) (EPO)	E29.109	Characterized by concentration or distribution of impurities
E29.086	Further characterized by doping material (EPO)		in bulk material (EPO)
F29 087	Selenium or tellurium only	E29.11	Planar doping (e.g., atomic-
127.007	(EPO)		plane doping, delta-doping)
E29.088	Amorphous materials (EPO)		(EPO)
	Only Group III-V compounds		.Electrodes (EPO)
	(EPO)	E29.112	Characterized by their shape,
E29.09	Including two or more		relative sizes or dispositions
	compounds (e.g., alloys) (EPO)	T00 110	(EPO)
E29.091	In different semiconductor	E29.113	Carrying current to be
	regions (e.g.,		rectified, amplified or switched (EPO)
E20 002	heterojunctions) (EPO)Amorphous materials (EPO)	E29.114	Emitter or collector
	Further characterized by	-	electrodes for bipolar
LLJ.055	doping material (EPO)		transistors (EPO)
E29.094	Only Group II-VI compounds	E29.115	Cathode or anode electrodes
	(EPO)		for thyristors (EPO)
E29.095	Amorphous materials (EPO)	E29.116	Source or drain electrodes
E29.096	Including two or more		for field-effect devices (EPO)
	compounds (e.g., alloys) (EPO)	E29.117	For thin film transistors
E29.097	In different semiconductor	₽20 110	with insulated gate (EPO)For vertical current flow
	regions (e.g.,	129.110	(EPO)
E30 000	heterojunctions) (EPO)	E29.119	For lateral devices where
E29.090	Further characterized by doping material (EPO)		connection to source or drain
E29.099	CdX compounds being one		region is done through at
E29.033	element of sixth group of		least one part of
	Periodic System (EPO)		semiconductor substrate
E29.1	Semiconductor materials other		thickness (e.g., with
	than Group IV, selenium,		connecting sink or with via- hole) (EPO)
	tellurium, or Group III-V		HOTE) (FLO)
TOO 101	compounds (EPO)		
	Amorphous materials (EPO)		
E∠9.1U∠	Group I-VI or I-VII compounds (e.g., Cu 2 O, CuI) (EPO)		
	(e.g., Cu 2 0, Cui) (EPO)		

# 257 - 34 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E29.12Layout configuration for	E29.141Resistive materials for field-
lateral device source or drain	effect devices (EPO)
region (e.g., cellular,	E29.142 Superconductor materials (EPO)
interdigitated or ring structure or being curved or	E29.143Ohmic electrodes (EPO)
angular) (EPO)	E29.144On Group III-V material (EPO)
E29.121Source or drain electrode in	E29.145On thin-film Group III-V material (EPO)
groove (EPO)	E29.146On silicon (EPO)
E29.122Characterized by relative	E29.147For thin-film silicon (EPO)
position of source or drain	E29.148Schottky barrier electrodes
electrode and gate electrode	(EPO)
(EPO)	E29.149On Group III-V material (EPO)
E29.123 Not carrying current to be	E29.15Electrodes for IGFET (EPO)
rectified, amplified, or	E29.151For TFT (EPO)
switched (EPO)	E29.152With lateral structure (e.g.,
E29.124Base electrodes for bipolar transistors (EPO)	poly-silicon gate with lateral
E29.125Gate electrodes for	doping variation or with
thyristors (EPO)	lateral composition variation
E29.126Gate stack for field-effect	or characterized by sidewalls
devices (EPO)	<pre>being composed of conductive, resistivity) (EPO)</pre>
E29.127For field-effect transistors	E29.154Silicon gate conductor
(EPO)	material (EPO)
E29.128With insulated gate (EPO)	E29.155Multiple silicon layers
E29.129Gate electrodes for	E29.156Including silicide layer
transistors with floating gate	contacting silicon layer (EPO)
(EPO)	E29.157Including barrier layer
E29.13Gate electrodes for	between silicon and non-Si
nonplanar MOSFET (EPO) E29.131Having drain and source	electrode
regions at different vertical	E29.158Elemental metal gate
level having channel composed	conductor material (e.g., W,
only of vertical sidewall	Mo) (EPO) E29.159Diverse conductors (EPO)
connecting drain and source	E29.16Gate conductor material being
layers (EPO)	compound or alloy material
E29.132Characterized by	(e.g., organic material, TiN,
insulating layer (EPO)	MoSi 2 ) (EPO)
E29.133Nonuniform insulating	E29.161Silicide (EPO)
layer thickness (EPO)	E29.162Insulating materials for
E29.134Characterized by	IGFET (EPO)
configuration of gate electrode layer (EPO)	E29.164With at least one
E29.135Characterized by length	ferroelectric layer (EPO)
or sectional shape (EPO)	E29.165Multiple layers (EPO)
E29.136Characterized by surface	E29.166 .Types of semiconductor device (EPO)
lay-out (EPO)	E29.167Controllable by plural effects
E29.137Characterized by	that include variations in
configuration of gate stack of	magnetic field, mechanical
thin film FETs (EPO)	force, or electric current/
E29.138For charge coupled devices	potential applied to device or
(EPO)	one or more electrodes of
E29.139 of specified material (EPO)	device (EPO)
E29.14For gate of heterojunction field-effect devices (EPO)	E29.168Quantum effect device (EPO)
TIETA-ETTECT MENTOES (FEO)	

E29.169	Controllable by only signal applied to control electrode	E29.192	Resonant tunneling transistors (EPO)
F29 17	(e.g., base of bipolar transistor, gate of field-effect transistor) (EPO)Memory effect devices (EPO)	E29.193	Comprising lattice mismatched active layers (e.g., SiGe strained layer transistors) (EPO)
	Bipolar device (EPO)	E20 10/	Controlled by field effect
	Double-base diode (EPO)	E27.174	(e.g., bipolar static
	Transistor-type device (i.e., able to continuously respond		induction transistor (BSIT)) (EPO)
	to applied control signal)	E29.195	Gated diode structure (EPO)
E29.174	Bipolar junction transistor		With PN junction gate
E29.175	Structurally associated with other devices (EPO)		<pre>(e.g., field-controlled thyristor (FCTh), static</pre>
E29.176	Device being resistive		induction thyristor (SITh))
	element (e.g., ballasting	TOO 100	(EPO)
-00 455	resistor) (EPO)	E29.197	Insulated gate bipolar mode
	Point contact transistors (EPO)	<b>-00 100</b>	transistor (e.g., IGBT; IGT; COMFET) (EPO)
	Schottky transistors (EPO)	E29.198	Transistor with vertical
	Tunnel transistors (EPO)	F20 100	current flow (EPO)With both emitter and
	Avalanche transistors (EPO)Transistors with hook	112 J • 1 J J	collector contacts in same
E29.101	collector (i.e., collector		substrate side (EPO)
	having two layers of opposite	E29.2	With nonplanar surface
	conductivity type (e.g., SCR)) (EPO)		(e.g., with nonplanar gate or with trench or recess or
E29.182	Bipolar thin-film		pillar in surface of emitter,
	transistors (EPO)		base, or collector region for
E29.183	Vertical transistor (EPO)		improving current density or
E29.184	Having emitter-base and		short-circuiting emitter and
	base-collector junctions in	E20 201	base regions) (EPO)And gate structure lying
	same plane (EPO)	E29.201	on slanted or vertical surface
E29.185	Having emitter-base junction and base-collector		or formed in groove (e.g., trench gate IGBT) (EPO)
	junction on different surfaces	E29.202	Thin-film device (EPO)
	(e.g., mesa planar transistor) (EPO)		Thyristor-type device (e.g.,
E29.186	Inverse vertical transistor (EPO)		having four-zone regenerative action) (EPO)
E29.187	Lateral transistor (EPO)	E29.212	Gate-turn-off device (EPO)
	Hetero-junction transistor (EPO)	E29.213	With turn off by field effect (EPO)
E29.189	Vertical transistors (EPO)	E29.214	Produced by insulated gate
E29.19	Having two-dimensional	E29.215	structure (EPO)Bidirectional device (e.g.,
	<pre>base (e.g., modulation-doped base, inversion layer base,</pre>		triac) (EPO)With turn on by field effect
EOO 101	delta-doped base) (EPO)	1127.ZIO	(EPO)
E29.191	Having emitter comprising	E29.217	Combined structurally with
	one or more nonmonocrystalline elements of Group IV (e.g., amorphous silicon) alloys		at least one other device (EPO)
	comprising Group IV elements (EPO)	E29.218	Combined with capacitor or resistor (EPO)
	/	E29.219	Combined with diode (EPO)

# 257 - 36 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

	Antiparallel diode (EPO)	E29.249	Using Group III-V
E29.221	Combined with field-effect		semiconductor material (EPO)
	transistor (EPO)	E29.25	$\ldots$ With more than one donor
E29.222	Having built-in localized		layer (EPO)
	breakdown/breakover region	E29.251	With delta or planar
	(EPO)		doped donor layer (EPO)
E29.223	Having amplifying gate	E29.252	With direct single
	structure (e.g., Darlington		heterostructure (i.e., with
<del></del>	configuration) (EPO)		wide bandgap layer formed on
	Asymmetrical thyristor (EPO)		top of active layer (e.g.,
	Lateral thyristor (EPO)		<pre>direct single heterostructure MIS-like HEMT)) (EPO)</pre>
	Unipolar device (EPO)	E20 252	With wide bandgap charge-
	Charge transfer device (EPO)	E29.233	carrier supplying layer (e.g.,
	Charge-coupled device (EPO)		direct single heterostructure
E29.229	With field effect produced		MODFET) (EPO)
<del></del>	by insulated gate (EPO)	E29 254	With delta-doped channel
	Input structure (EPO)	LLJ.254	(EPO)
	Output structure (EPO)	E29.255	With field effect produced
E29.232	Structure for improving	223.233	by insulated gate (EPO)
E20 222	output signal (EPO)Buried channel CCD (EPO)	E29.256	With channel containing
	Two-phase CCD (EPO)		layer contacting drain drift
	Two-phase CCD (EPO)Three-phase CCD (EPO)		region (e.g., DMOS transistor)
	Four-phase CCD (EPO)		(EPO)
	Surface channel CCD (EPO)	E29.257	Having vertical bulk
	Two-phase CCD (EPO)		current component or current
	Two-phase CCD (EPO)Three-phase CCD (EPO)		vertically following trench
			gate (e.g., vertical power
	Four-phase CCD (EPO)Hot electron transistor (HET)		DMOS transistor) (EPO)
E23.241	or metal base transistor (MBT)	E29.258	With both source and
	(EPO)		drain contacts in same
E29.242	Field-effect transistor (EPO)		substrate side (EPO)
	Using static field induced	E29.259	With nonplanar surface
227.213	region (e.g., SIT, PBT) (EPO)	=00.06	(EPO)
E29.244	Velocity modulations	E29.26	Channel structure lying
	transistor (i.e., VMT) (EPO)		under slanted or vertical
E29.245	With one-dimensional charge		surface of greens (a.g.
	carrier gas channel (e.g.,		<pre>surface of groove (e.g., trench gate DMOSFET) (EPO)</pre>
	quantum wire FET) (EPO)	F29 261	With at least part of
E29.246	With two-dimensional charge	127.201	active region on insulating
	carrier gas channel (e.g.,		substrate (e.g., lateral DMOS
	HEMT; with two-dimensional		in oxide isolated well) (EPO)
	charge-carrier layer formed at	E29.262	Vertical transistor (EPO)
	heterojunction interface)		Comprising gate-to-body
	(EPO)		connection (i.e., bulk dynamic
E29.247	With inverted single		threshold voltage MOSFET)
	heterostructure (i.e., with		(EPO)
	active layer formed on top of	E29.264	With multiple gate
	wide bandgap layer (e.g.,		structure (EPO)
E20 240	<pre>IHEMT)) (EPO)With confinement of</pre>	E29.265	Structure comprising MOS
<u> </u>	carriers by at least two		gate and at least one non-MOS
	heterojunctions (e.g., DHHEMT,		gate (e.g., JFET or MESFET
	quantum well HEMT, DHMODFET)	-00 55	gate) (EPO)
	(EPO)	E29.266	With lightly doped drain or
	•		source extension (EPO)

E29.267With nonplanar structure	E29.291With inverted
(e.g., gate or source or drain	transistor structure (EPO)
being nonplanar) (EPO)	E29.292Polycrystalline or
E29.268Source region and drain	microcrystalline silicon
region having nonsymmetrical	transistor (EPO)
structure about gate electrode	E29.293With top gate (EPO)
(EPO)	E29.294With inverted
E29.269With overlap between	transistor structure (EPO)
lightly doped extension and gate electrode (EPO)	E29.295Characterized by
E29.27With buried channel (EPO)	insulating substrate or support (EPO)
E29.271With Schottky drain or	E29.296Comprising Group III-V or
source contact (EPO)	II-VI compound, or of Se, Te,
E29.272Gate comprising	or oxide semiconductor (EPO)
ferroelectric layer (EPO)	E29.297Comprising Group IV non-Si
E29.273Thin-film transistor (EPO)	semiconductor materials or
E29.274Vertical transistor (EPO)	alloys (e.g., Ge, SiN alloy,
E29.275With multiple gates (EPO)	SiC alloy) (EPO)
E29.276With supplementary region	E29.298With multilayer structure
or layer in thin film or in	or superlattice structure
insulated bulk substrate	(EPO)
supporting it for controlling	E29.299Characterized by property
or increasing voltage	or structure of channel or
resistance of device (EPO)	contact thereto (EPO)
E29.277Characterized by drain or	E29.3With floating gate (EPO)
source properties (EPO)	E29.301Programmable by two single
E29.278With LDD structure or	electrons (EPO)
extension or offset region or	E29.302Hi-lo programming levels
characterized by doping	only (EPO)
profile (EPO)	E29.303Charging by injection of
E29.279Asymmetrical source and	carriers through conductive
drain regions (EPO)	insulator (e.g., Poole-Frankel
E29.28For preventing leakage	conduction) (EPO) E29.304Charging by tunneling of
current (EPO) E29.281For preventing kink or	carriers (e.g., Fowler-
snapback effect (e.g.,	Nordheim tunneling) (EPO)
discharging minority carriers	E29.305Charging by hot carrier
of channel region for	injection (EPO)
preventing bipolar effect)	E29.306Hot carrier injection
(EPO)	from channel (EPO)
E29.282With light shield (EPO)	E29.307
E29.283With supplementary region	avalanche breakdown of PN
or layer for improving	junction (e.g., FAMOS) (EPO)
flatness of device (EPO)	E29.308Programmable with more
E29.284With drain or source	than two possible different
connected to bulk conducting	levels (EPO)
substrate (EPO)	E29.309With charge trapping gate
E29.285Silicon transistor (EPO)	insulator (e.g., MNOS-memory
E29.286Monocrystalline only	transistors) (EPO)
(EPO)	E29.31With field effect produced
E29.287SOS transistor (EPO)	by PN or other rectifying
E29.288Nonmonocrystalline (EPO)	junction gate (i.e., potential
E29.289Amorphous silicon	barrier) (EPO)
transistor (EPO)	E29.311With Schottky drain or
E29.29With top gate (EPO)	source contact (EPO)

# 257 - 38 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E29.312	<pre>With PN junction gate   (e.g., PN homojunction gate)   (EPO)</pre>	E29.337Thyristor diode (i.e., having only two terminals and no control electrode (e.g.,
	Vertical transistors (EPO)Thin-film JFET (EPO)	Shockley diode, break-over diode)) (EPO)
	With heterojunction gate	E29.338Schottky diode (EPO)
DZJ.313	(e.g., transistors with	E29.339Tunneling diode (EPO)
	semiconductor layer acting as	E29.34Resonant tunneling diode
	gate insulating layer) (EPO)	(i.e., RTD, RTBD) (EPO)
E29.316	Programmable transistor	E29.341Esaki diode (EPO)
	(e.g., with charge-trapping	E29.342 Capacitor with potential
	quantum well) (EPO)	barrier or surface barrier
E29.317	With Schottky gate (EPO)	(EPO)
E29.318	Vertical transistors (EPO)	E29.343Conductor-insulator-conductor
E29.319	With multiple gate (EPO)	capacitor on semiconductor
E29.32	Thin-film MESFET (EPO)	substrate (EPO)
	With recessed gate (EPO)	E29.344Variable capacitance diode
E29.322	Single electron transistors:	(e.g., varactors) (EPO)
	Coulomb blockade device (EPO)	E29.345Metal-insulator-semiconductor
E29.323	Controllable by variation of	(e.g., MOS capacitor) (EPO)
	magnetic field applied to	E29.346Trench capacitor (EPO)
<b>-00</b> 204	device (EPO)	E29.347Controllable by thermal signal
E29.324	Controllable by variation of	(e.g., IR) (EPO)
	applied mechanical force (e.g., of pressure) (EPO)	E45.001 SOLID-STATE DEVICES ADAPTED FOR
E20 325	Controllable only by variation	RECTIFYING, AMPLIFYING, OSCILLATING, OR SWITCHING
E29.323	of electric current supplied	WITHOUT POTENTIAL-JUMP BARRIER
	or only electric potential	OR SURFACE BARRIER, E.G.,
	applied to electrode carrying	DIELECTRIC TRIODES; OVSHINSKY-
	current to be rectified,	EFFECT DEVICES, PROCESSES, OR
	amplified, oscillated, or	APPARATUS PECULIAR TO
	switched (EPO)	MANUFACTURE OR TREATMENT
E29.326	Resistor with PN junction (EPO)	THEREOF, OR OF PARTS THEREOF (EPO)
E29.327	Diode (EPO)	EAE OOO Distable suitables designs
		E45.002 .Bistable switching devices,
E29.328	Planar PN junction diode	e.g., Ovshinsky-effect devices
	(EPO)	e.g., Ovshinsky-effect devices (EPO)
		e.g., Ovshinsky-effect devices (EPO) E45.003Switching materials being
E29.329	(EPO)	e.g., Ovshinsky-effect devices (EPO) E45.003Switching materials being oxides or nitrides (EPO)
E29.329 E29.33	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky
E29.329 E29.33 E29.331	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)
E29.329 E29.33 E29.331	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)Punchthrough diode (i.e.,	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky
E29.329 E29.33 E29.331	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)  E45.005 .Charge density wave transport
E29.329 E29.33 E29.331	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)Punchthrough diode (i.e., with bulk potential barrier	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)  E45.005 .Charge density wave transport devices (EPO)  E45.006 .Solid-state travelling-wave devices (EPO)
E29.329 E29.33 E29.331	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)Punchthrough diode (i.e., with bulk potential barrier (e.g., camel diode, planar	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)  E45.005 .Charge density wave transport devices (EPO)  E45.006 .Solid-state travelling-wave devices (EPO)  E25.001 ASSEMBLIES CONSISTING OF
E29.329 E29.33 E29.331 E29.332	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)Punchthrough diode (i.e., with bulk potential barrier (e.g., camel diode, planar doped barrier diode, graded	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)  E45.005 .Charge density wave transport devices (EPO)  E45.006 .Solid-state travelling-wave devices (EPO)  E25.001 ASSEMBLIES CONSISTING OF PLURALITY OF INDIVIDUAL
E29.329 E29.33 E29.331 E29.332	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)Punchthrough diode (i.e., with bulk potential barrier (e.g., camel diode, planar doped barrier diode, graded bandgap diode)) (EPO)Point contact diode (EPO)Transit-time diode (e.g.,	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)  E45.005 .Charge density wave transport devices (EPO)  E45.006 .Solid-state travelling-wave devices (EPO)  E25.001 ASSEMBLIES CONSISTING OF PLURALITY OF INDIVIDUAL SEMICONDUCTOR OR OTHER SOLID-
E29.329 E29.331 E29.332 E29.333 E29.333	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)Punchthrough diode (i.e., with bulk potential barrier (e.g., camel diode, planar doped barrier diode, graded bandgap diode)) (EPO)Point contact diode (EPO)Transit-time diode (e.g., IMPATT, TRAPATT diode) (EPO)	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)  E45.005 .Charge density wave transport devices (EPO)  E45.006 .Solid-state travelling-wave devices (EPO)  E25.001 ASSEMBLIES CONSISTING OF PLURALITY OF INDIVIDUAL SEMICONDUCTOR OR OTHER SOLID- STATE DEVICES (EPO)
E29.329 E29.331 E29.332 E29.333 E29.333	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)Punchthrough diode (i.e., with bulk potential barrier (e.g., camel diode, planar doped barrier diode, graded bandgap diode)) (EPO)Point contact diode (EPO)Transit-time diode (e.g., IMPATT, TRAPATT diode) (EPO)Avalanche diode (e.g., Zener	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)  E45.005 .Charge density wave transport devices (EPO)  E45.006 .Solid-state travelling-wave devices (EPO)  E25.001 ASSEMBLIES CONSISTING OF PLURALITY OF INDIVIDUAL SEMICONDUCTOR OR OTHER SOLID- STATE DEVICES (EPO)  E25.002 .All devices being of same type,
E29.329 E29.331 E29.332 E29.333 E29.334 E29.335	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)Punchthrough diode (i.e., with bulk potential barrier (e.g., camel diode, planar doped barrier diode, graded bandgap diode)) (EPO)Point contact diode (EPO)Transit-time diode (e.g., IMPATT, TRAPATT diode) (EPO)Avalanche diode (e.g., Zener diode) (EPO)	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)  E45.005 .Charge density wave transport devices (EPO)  E45.006 .Solid-state travelling-wave devices (EPO)  E25.001 ASSEMBLIES CONSISTING OF PLURALITY OF INDIVIDUAL SEMICONDUCTOR OR OTHER SOLID- STATE DEVICES (EPO)  E25.002 .All devices being of same type, e.g., assemblies of rectifier
E29.329 E29.331 E29.332 E29.333 E29.334 E29.335	(EPO)Mesa PN junction diode (EPO)Hi-lo semiconductor device (e.g., memory device) (EPO)Charge trapping diode (EPO)Punchthrough diode (i.e., with bulk potential barrier (e.g., camel diode, planar doped barrier diode, graded bandgap diode)) (EPO)Point contact diode (EPO)Transit-time diode (e.g., IMPATT, TRAPATT diode) (EPO)Avalanche diode (e.g., Zener	e.g., Ovshinsky-effect devices (EPO)  E45.003Switching materials being oxides or nitrides (EPO)  E45.004N: Light-controlled Ovshinsky devices (EPO)  E45.005 .Charge density wave transport devices (EPO)  E45.006 .Solid-state travelling-wave devices (EPO)  E25.001 ASSEMBLIES CONSISTING OF PLURALITY OF INDIVIDUAL SEMICONDUCTOR OR OTHER SOLID- STATE DEVICES (EPO)  E25.002 .All devices being of same type,

E25.004	Devices responsive or
	sensitive to electromagnetic
	radiation, e.g., infrared
	radiation, adapted for
	conversion of radiation into
	electrical energy or for control of electrical energy
	by such radiation (EPO)
E25.005	Devices being arranged next
	to each other (EPO)
E25.006	Stacked arrangements of
	devices (EPO)
E25.007	Devices being solar cells
	(EPO)
E25.008	Organic solid-state devices
	(EPO)
E25.009	Devices responsive or
	sensitive to electromagnetic
	radiation, e.g., infrared
	radiation, adapted for conversion of radiation into
	electrical energy or for
	control of electrical energy
	by such radiation, e.g.,
	photovoltaic modules based on
	organic solar cells (EPO)
E25.01	Device consisting of plurality
	of semiconductor or other
	solid state devices or
	components formed in or on
	common substrate, e.g.,
	integrated circuit device
F25 011	(EPO)Devices being arranged next
E25.011	and on each other, i.e., mixed
	assemblies (EPO)
E25.012	Devices being arranged next
	to each other (EPO)
E25.013	Stacked arrangements of
	devices (EPO)
E25.014	Semiconductor devices adapted
	for rectifying, amplifying,
	oscillating, or switching,
	capacitors, or resistors with
	at least one potential-jump
	barrier or surface barrier (EPO)
E25 015	Devices being arranged next
	and on each other, i.e., mixed
	assemblies (EPO)
E25.016	Devices being arranged next
	to each other (EPO)
E25.017	Apertured devices mounted on
	one or more rods passed
	through apertures (EPO)

E25.018 ....Stacked arrangements of nonapertured devices (EPO) E25.019 ... Incoherent light-emitting semiconductor devices having potential or surface barrier (EPO) E25.02 ....Devices being arranged next to each other (EPO) E25.021 ....Stacked arrangements of devices (EPO) E25.022 ..Devices having separate containers (EPO) E25.023 ... Device consisting of plurality of semiconductor or other solid-state devices or components formed in or on common substrate, e.g., integrated circuit device (EPO) E25.024 ... Semiconductors devices adapted for rectifying, amplifying, oscillating, or switching, capacitors, or resistors with at least one potential-jump barrier or surface barrier (EPO) E25.025 ....Mixed assemblies (EPO) E25.026 .... Devices being arranged next to each other (EPO) E25.027 ....Stacked arrangements of devices (EPO) E25.028 ... Incoherent light-emitting semiconductor devices having potential or surface barrier (EPO) E25.029 .Devices being of two or more types, e.g., forming hybrid circuits (EPO) E25.03 .. Devices being mounted on two or more different substrates (EPO) E25.031 .. Containers (EPO) E25.032 .. Comprising optoelectronic devices, e.g., LED, photodiodes (EPO) E23.001 PACKAGING, INTERCONNECTS, AND MARKINGS FOR SEMICONDUCTOR OR OTHER SOLID-STATE DEVICES (EPO) E23.002 .Details not otherwise provided for, e.g., protection against

moisture (EPO)
E23.003 .Mountings, e.g., nondetachable

E23.004 .. Characterized by shape (EPO)

insulating substrates (EPO)

# 257 - 40 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E23 005	Characterized by material or	E23 026	Bases or plates or solder
ш25.005	its electrical properties	123.020	therefor (EPO)
	(EPO)	E23.027	Having heterogeneous or
E23.006	Metallic substrates having		anisotropic structure (EPO)
T02 007	insulating layers (EPO)	E23.028	Characterized by material
E23.007	Organic substrates, e.g., plastic (EPO)	E33 030	(EPO)
E23.008	Semiconductor insulating		Semiconductor (EPO)Carbon (EPO)
шдэ:000	substrates (EPO)		Lead frames or other flat
E23.009	Ceramic or glass substrates	223.001	leads (EPO)
	(EPO)	E23.032	Additional leads (EPO)
E23.01	.Arrangements for conducting	E23.033	Additional leads being bump
	electric current to or from		or wire (EPO)
	solid-state body in operation,	E23.034	Additional leads being tape
	e.g., leads, terminal arrangements (EPO)	T02 025	carrier or flat leads (EPO)
E23.011	Internal lead connections,	E23.035	Additional leads being
	e.g., via connections,	F23 036	multilayer (EPO)Additional leads being
	feedthrough structures (EPO)	п25.050	wiring board (EPO)
E23.012	Consisting of lead-in layers	E23.037	Characterized by die pad
	inseparably applied to		(EPO)
T02 012	semiconductor body (EPO)	E23.038	Insulative substrate being
E23.013	Bridge structure with air gap (EPO)		used as die pad, e.g.,
E23 014	Beam leads (EPO)	T02 020	ceramic, plastic (EPO)
	Pads with extended contours,	E23.039	Chip-on-leads or leads-on-
	e.g., grid structure, branch		chip techniques, i.e., inner lead fingers being used as die
	structure, finger structure		pad (EPO)
	(EPO)	E23.04	Having bonding material
E23.016	For devices consisting of		between chip and die pad (EPO)
	semiconductor layers on insulating		Multilayer (EPO)
	substrates, e.g., silicon on	E23.042	Plurality of lead frames
	sapphire devices, i.e., SOS	ED2 042	mounted in one device (EPO)
	(EPO)		Geometry of lead frame (EPO) For devices adapted for
	Materials (EPO)	E23.044	rectifying, amplifying,
E23.018	Conductive organic material		oscillating, or switching,
	or pastes, e.g., conductive		capacitors, or resistors with
E22 010	adhesives, inks (EPO)		at least one potential-jump
E23.019	Consisting of layered constructions comprising		barrier or surface barrier
	conductive layers and	E03 04E	(EPO)
	insulating layers, e.g.,	E23.043	Deformation absorbing parts in lead frame plane, e.g.,
	planar contacts (EPO)		meanderline shape (EPO)
E23.02	Bonding areas, e.g., pads	E23.046	Cross-section geometry (EPO)
<del>-</del> 02 001	(EPO)		Characterized by bent parts
	Bump or ball contacts (EPO)		(EPO)
	Overhang structure (EPO)Consisting of soldered or	E23.048	Bent parts being outer
د∠۷.۷۷۵	bonded constructions (EPO)	T02 242	leads (EPO)
E23.024	Wire-like arrangements or pins	E23.049	Insulating layers on lead
	or rods (EPO)		frame, e.g., bridging members (EPO)
E23.025	$\ldots$ Characterized by materials of	E23.05	Side rails of lead frame,
	wires or their coatings (EPO)		e.g., with perforations,
			sprocket holes (EPO)

E23.051Specifically adapted to facilitate heat dissipation (EPO)	E23.071For devices adapted for rectifying, amplifying, oscillating, or switching,
E23.052 Assembly of semiconductor	capacitors, or resistors with
devices on lead frame (EPO)	at least one potential-jump
E23.053Characterized by materials of lead frames or layers thereon	barrier or surface barrier (EPO)
(EPO)	E23.072Characterized by materials
E23.054Metallic layers on lead	(EPO)
frames (EPO)	E23.073Conductive materials containing semiconductor
E23.055Consisting of thin flexible	material (EPO)
metallic tape with or without film carrier (EPO)	E23.074Carbon, e.g., fullerenes
E23.056Insulating layers on lead	(EPO)
frames (EPO)	E23.075Conductive materials
E23.057Capacitor integral with or on	containing organic materials
lead frame (EPO)	or pastes, e.g., for thick
E23.058Battery in combination with	films (EPO)
lead frame (EPO)	E23.076Conductive materials
E23.059Oscillators in combination with lead frame (EPO)	<pre>containing superconducting material (EPO)</pre>
E23.06Leads, i.e., metallizations or	E23.077Materials of insulating
lead frames on insulating	layers or coatings (EPO)
substrates, e.g., chip	E23.078 Flexible arrangements, e.g.,
carriers (EPO)	pressure contacts without
E23.061Leads being also applied on	soldering (EPO)
sidewalls or bottom of	E23.079 For integrated circuit devices, e.g., power bus, number of
substrate, e.g., leadless	leads (EPO)
<pre>packages for surface mounting (EPO)</pre>	E23.08 .Arrangements for cooling,
E23.062Multilayer substrates (EPO)	heating, ventilating or
E23.063Chip support structure	temperature compensation;
consisting of plurality of	temperature-sensing
insulating substrates (EPO)	arrangements (EPO)
E23.064For flat cards, e.g., credit	E23.081Arrangements for heating (EPO)
cards (EPO)	E23.082Cooling arrangements using Peltier effect (EPO)
E23.065Flexible insulating	E23.083 Mountings or securing means for
substrates (EPO) E23.066Lead frames fixed on or	detachable cooling or heating
encapsulated in insulating	arrangements; fixed by
substrates (EPO)	friction, plugs or springs
E23.067 Via connections through	(EPO)
substrates, e.g., pins going	E23.084With bolts or screws (EPO)
through substrate, coaxial	E23.085For stacked arrangements of
cables (EPO)	plurality of semiconductor devices (EPO)
E23.068Additional leads joined to	E23.086 Snap-on arrangements, e.g.,
<pre>metallizations on insulating substrate, e.g., pins, bumps,</pre>	clips (EPO)
wires, flat leads (EPO)	E23.087Fillings or auxiliary members
E23.069Spherical bumps on substrate	in containers or
for external connection, e.g.,	encapsulations selected or
ball grid arrays (BGA) (EPO)	arranged to facilitate heating
E23.07Geometry or layout (EPO)	or cooling (EPO) E23.088Cooling by change of state,
	e.g., use of heat pipes (EPO)
	c.g., abe of near pipes (Ero)

# 257 - 42 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E23.089	By melting or evaporation of solids (EPO)	E23.112	Having heterogeneous or anisotropic structure, e.g.,
E23.09	Auxiliary members in containers characterized by their shape, e.g., pistons		<pre>powder or fibers in matrix, wire mesh, porous structures (EPO)</pre>
E23.091	(EPO)Bellows (EPO)	E23.113	Ceramic materials or glass (EPO)
	Auxiliary members in encapsulations (EPO)	E23.114	.Protection against radiation, e.g., light, electromagnetic
E23.093	In combination with jet impingement (EPO)	E23.115	waves (EPO)Against alpha rays (EPO)
E23.094	Pistons, e.g., spring-loaded members (EPO)	E23.116	<pre>.Encapsulations, e.g.,   encapsulating layers,</pre>
E23.095	Complete device being wholly immersed in fluid other than		<pre>coatings, e.g., for protection (EPO)</pre>
E33 006	<pre>air (EPO)Fluid being liquefied gas,</pre>	E23.117	<pre>Characterized by material, e.g., carbon (EPO)</pre>
E23.090	e.g., in cryogenic vessel (EPO)	E23.118	Oxides or nitrides or carbides, e.g., ceramics,
E23.097	Involving transfer of heat by	₽22 110	glass (EPO)
E23.098	flowing fluids (EPO)By flowing liquids (EPO)	E23.119	Organic, e.g., plastic, epoxy (EPO)
	By flowing gases, e.g., air (EPO)	E23.12	Organo-silicon compounds, e.g., silicone (EPO)
E23.1	Jet impingement (EPO)	E23.121	Containing filler (EPO)
	Selection of materials, or	E23.122	Semiconductor material, e.g.,
	<pre>shaping, to facilitate cooling or heating, e.g., heat sinks (EPO)</pre>	E23.123	<pre>amorphous silicon (EPO)Characterized by arrangement or shape (EPO)</pre>
E23.102	Cooling facilitated by shape	E23.124	Device being completely
DO 100	of device (EPO)	<b>⊡</b> 23 125	enclosed (EPO)Substrate forming part of
E23.103	<pre>Foil-like cooling fins or heat sinks (EPO)</pre>		encapsulation (EPO)
E23.104	Characterized by shape of		
		E23.126	Double encapsulation or
	housing (EPO)	E23.126	Double encapsulation or coating and encapsulation (EPO)
			coating and encapsulation
E23.105	housing (EPO)Wire-like or pin-like cooling fins or heat sinks (EPO)Laminates or multilayers,		coating and encapsulation (EPO)
E23.105	housing (EPO)Wire-like or pin-like cooling fins or heat sinks (EPO)Laminates or multilayers, e.g., direct bond copper ceramic substrates (EPO)	E23.127	<pre>coating and encapsulation   (EPO)Sealing arrangements between   parts, e.g., adhesion   promoters (EPO)Encapsulation having cavity</pre>
E23.105	housing (EPO)Wire-like or pin-like cooling fins or heat sinks (EPO)Laminates or multilayers, e.g., direct bond copper ceramic substrates (EPO)Organic materials with or without thermo-conductive	E23.127	coating and encapsulation (EPO)Sealing arrangements between parts, e.g., adhesion promoters (EPO)Encapsulation having cavity (EPO)Partial encapsulation or
E23.105 E23.106 E23.107	housing (EPO)Wire-like or pin-like cooling fins or heat sinks (EPO)Laminates or multilayers, e.g., direct bond copper ceramic substrates (EPO)Organic materials with or without thermo-conductive filler (EPO)	E23.127 E23.128 E23.129	<pre>coating and encapsulation   (EPO)Sealing arrangements between   parts, e.g., adhesion   promoters (EPO)Encapsulation having cavity   (EPO)Partial encapsulation or   coating (EPO)</pre>
E23.105 E23.106 E23.107 E23.108	housing (EPO)Wire-like or pin-like cooling fins or heat sinks (EPO)Laminates or multilayers, e.g., direct bond copper ceramic substrates (EPO)Organic materials with or without thermo-conductive filler (EPO)Semiconductor materials (EPO)	E23.127 E23.128 E23.129 E23.13	<pre>coating and encapsulation   (EPO)Sealing arrangements between   parts, e.g., adhesion   promoters (EPO)Encapsulation having cavity   (EPO)Partial encapsulation or   coating (EPO)Coating being foil (EPO)</pre>
E23.105 E23.106 E23.107 E23.108	housing (EPO)Wire-like or pin-like cooling fins or heat sinks (EPO)Laminates or multilayers, e.g., direct bond copper ceramic substrates (EPO)Organic materials with or without thermo-conductive filler (EPO)	E23.127 E23.128 E23.129 E23.13	<pre>coating and encapsulation   (EPO)Sealing arrangements between   parts, e.g., adhesion   promoters (EPO)Encapsulation having cavity   (EPO)Partial encapsulation or   coating (EPO)</pre>
E23.105 E23.106 E23.107 E23.108 E23.109	housing (EPO)Wire-like or pin-like cooling fins or heat sinks (EPO)Laminates or multilayers, e.g., direct bond copper ceramic substrates (EPO)Organic materials with or without thermo-conductive filler (EPO)Semiconductor materials (EPO)Metallic materials (EPO)Cooling facilitated by selection of materials for device (or materials for thermal expansion adaptation,	E23.127 E23.128 E23.129 E23.13 E23.131	coating and encapsulation (EPO)Sealing arrangements between parts, e.g., adhesion promoters (EPO)Encapsulation having cavity (EPO)Partial encapsulation or coating (EPO)Coating being foil (EPO)Coating or filling in grooves made in semiconductor body (EPO)Coating being directly applied to semiconductor body,
E23.106 E23.107 E23.108 E23.109 E23.11	housing (EPO)Wire-like or pin-like cooling fins or heat sinks (EPO)Laminates or multilayers, e.g., direct bond copper ceramic substrates (EPO)Organic materials with or without thermo-conductive filler (EPO)Semiconductor materials (EPO)Metallic materials (EPO)Cooling facilitated by selection of materials for device (or materials for	E23.127 E23.128 E23.129 E23.13 E23.131	coating and encapsulation (EPO)Sealing arrangements between parts, e.g., adhesion promoters (EPO)Encapsulation having cavity (EPO)Partial encapsulation or coating (EPO)Coating being foil (EPO)Coating or filling in grooves made in semiconductor body (EPO)Coating being directly

E23.135 .Fillings or auxiliary members in containers or encapsulations, e.g., centering rings (EPO)	E23.15Change of state resulting from use of external beam, e.g., laser beam or ion beam
E23.136 Fillings characterized by	(EPO)
<pre>material, its physical or chemical properties, or its arrangement within complete</pre>	E23.151Geometry or layout of interconnection structure (EPO)
device (EPO)	E23.152Cross-sectional geometry
E23.137 Including materials for	(EPO)
absorbing or reacting with	E23.153Arrangements of power or
moisture or other undesired	ground buses (EPO)
substances, e.g., getters	
(EPO)	E23.154Characterized by materials (EPO)
E23.138 Gaseous at normal operating	E23.155Conductive materials (EPO)
temperature of device (EPO)	E23.156Containing superconducting
E23.139Liquid at normal operating	materials (EPO)
temperature of device (EPO)	E23.157Based on metals, e.g.,
E23.14Solid or gel at normal	alloys, metal silicides (EPO)
operating temperature of	E23.158Principal metal being
device (EPO)	aluminum (EPO)
E23.141 .Arrangements for conducting	
electric current within device	E23.159Aluminum alloys (EPO)
in operation from one	E23.16Additional layers
component to another,	associated with aluminum
interconnections, e.g., wires,	layers, e.g., adhesion,
lead frames (EPO)	barrier, cladding layers (EPO)
E23.142Including external	E23.161Principal metal being
interconnections consisting of	copper (EPO)
multilayer structure of	E23.162Principal metal being noble
conductive and insulating	metal, e.g., gold (EPO)
layers inseparably formed on	E23.163Principal metal being
semiconductor body (EPO)	refractory metal (EPO)
E23.143Crossover interconnections	E23.164Containing semiconductor
(EPO)	<pre>material, e.g., polysilicon (EPO)</pre>
E23.144 Capacitive arrangements or	E23.165Containing carbon, e.g.,
effects of, or between wiring	fullerenes (EPO)
layers (EPO)	E23.166Containing conductive
E23.145 Via connections in multilevel	organic materials or pastes,
interconnection structure	e.g., conductive adhesives,
(EPO)	inks (EPO)
E23.146With adaptable	E23.167Insulating materials (EPO)
interconnections (EPO)	E23.168Including internal
E23.147Comprising antifuses, i.e.,	interconnections, e.g., cross-
connections having their state	under constructions (EPO)
changed from nonconductive to	E23.169Interconnection structure
conductive (EPO)	between plurality of
E23.148Change of state resulting	semiconductor chips being
from use of external beam,	formed on or in insulating
e.g., laser beam or ion beam	substrates (EPO)
(EPO)	E23.17Crossover interconnections,
E23.149Comprising fuses, i.e.,	e.g., bridge stepovers (EPO)
connections having their state	E23.171Adaptable interconnections,
changed from conductive to	
nonconductive (EPO)	e.g., for engineering changes

(EPO)

#### 257 - 44 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E23.172 Assembly of plurality of	E23.191 Characterized by material of
insulating substrates (EPO)	container or its electrical
E23.173Multilayer substrates (EPO)	properties (EPO)
E23.174Conductive vias through	E23.192Material being electrical
substrate with or without	insulator, e.g., glass (EPO)
pins, e.g., buried coaxial	E23.193Characterized by material or
conductors (EPO)	arrangement of seals between
E23.175Geometry or layout of	parts, e.g., between cap and base of container or between
interconnection structure	leads and walls of container
(EPO)	
E23.176For flat cards, e.g., credit	(EPO)
cards (EPO)	E23.194 .Protection against mechanical
E23.177Flexible insulating substrates	damage (EPO)
(EPO)	E49.001 SOLID-STATE DEVICES WITH AT LEAST
E23.178 Chips being integrally	ONE POTENTIAL-JUMP BARRIER OR
enclosed by interconnect and	SURFACE BARRIER USING ACTIVE
support structures (EPO)	LAYER OF LOWER ELECTRICAL
E23.179 .Marks applied to semiconductor	CONDUCTIVITY THAN MATERIAL
devices or parts, e.g.,	ADJACENT THERETO AND THROUGH
registration marks, test	WHICH CARRIER TUNNELING
patterns, alignment	OCCURS, PROCESSES OR APPARATUS
structures, wafer maps (EPO)	PECULIAR TO MANUFACTURE OR
E23.18 .Containers; seals (EPO)	TREATMENT OF SUCH DEVICES, OR
E23.181 Characterized by shape of	OF PARTS THEREOF (EPO)
container or parts, e.g.,	E49.002 .Devices using Mott metal-
caps, walls (EPO)	insulator transition, e.g.,
E23.182 Container being hollow	field-effect transistors (EPO)
construction having no base	E49.003 .Quantum devices, e.g., quantum
used as mounting for	interference devices, metal
semiconductor body (EPO)	single electron transistor
E23.183Container being hollow	(EPO)
construction and having	E49.004 .Thin-film or thick-film devices
conductive base as mounting as	(EPO)
well as lead for the	E21.001 PROCESSES OR APPARATUS ADAPTED
semiconductor body (EPO)	FOR MANUFACTURE OR TREATMENT
E23.184Other leads having insulating	OF SEMICONDUCTOR OR SOLID-
passage through base (EPO)	STATE DEVICES OR OF PARTS
E23.185Other leads being parallel to	THEREOF (EPO)
base (EPO)	E21.002 .Manufacture or treatment of
E23.186Other leads being	semiconductor device (EPO)
_	E21.003 Manufacture of two-terminal
perpendicular to base (EPO)	component for integrated
E23.187Another lead being formed by	circuit (EPO)
cover plate parallel to base	E21.004Of resistor (EPO)
plate, e.g., sandwich type	E21.005Active material comprising
(EPO)	carbon, e.g., diamond or
E23.188Container being hollow	diamond-like carbon (EPO)
construction and having	E21.006Active material comprising
insulating or insulated base	
as mounting for semiconductor	refractory, transition, or
body (EPO)	noble metal or metal compound,
E23.189Leads being parallel to base	e.g., alloy, silicide, oxide,
(EPO)	nitride (EPO)
E23.19Leads having passage through	E21.007Active material comprising
base (EPO)	organic conducting material,
	e.g., conducting polymer (EPO)
	E21.008Of capacitor (EPO)

E21.009	Dielectric having perovskite structure (EPO)	E21.033	Comprising inorganic layer (EPO)
E21.01	Dielectric comprising two or	E21.034	For lift-off process (EPO)
	more layers, e.g., buffer		Characterized by their
	layers, seed layers, gradient		composition, e.g., multilayer
	layers (EPO)		masks, materials (EPO)
E21.011	Formation of electrode (EPO)	E21.036	Characterized by their size,
	With increased surface area,	LL1.030	orientation, disposition,
221.012	e.g., by roughening, texturing		behavior, shape, in horizontal
	(EPO)		or vertical plane (EPO)
E21 013	With rough surface, e.g.,	E21 037	Characterized by their
	using hemispherical grains		behavior during process, e.g.,
	(EPO)		soluble mask, re-deposited
E21.014	Having cylindrical, crown,		mask (EPO)
	or fin-type shape (EPO)	E21.038	Characterized by process
E21.015	Having horizontal		involved to create mask, e.g.,
	extensions (EPO)		lift-off mask, sidewalls, or
E21.016	Made by depositing layers,		to modify mask, such as pre-
	e.g., alternatingly conductive		treatment, post-treatment
	and insulating layers (EPO)		(EPO)
E21.017	Made by patterning layers,	E21.039	$\ldots$ .Process specially adapted to
	e.g., etching conductive		improve the resolution of the
	layers (EPO)		mask (EPO)
E21.018	Having vertical extensions	E21.04	Device having at least one
	(EPO)		potential-jump barrier or
E21.019	Made by depositing layers,		surface barrier, e.g., PN
	e.g., alternatingly conductive		junction, depletion layer,
	and insulating layers (EPO)		carrier concentration layer
E21.02	Made by patterning layers,	TO1 0/1	(EPO)
	e.g., etching conductive	EZI.041	Device having semiconductor body comprising carbon, e.g.,
-01 001	layers (EPO)		diamond, diamond-like carbon
E21.021	Having multilayers, e.g.,		(EPO)
	comprising barrier layer and	E21.042	Making n- or p-doped regions
T01 000	metal layer (EPO)		(EPO)
	Of inductor (EPO)	E21.043	Using ion im plantation
EZ1.UZ3	Making mask on semicond uctor		(EPO)
	body for further	E21.044	Changing their shape, e.g.,
	photolithographic processing (EPO)	- <del>-</del>	forming recess (EPO)
E21.024	Comprising organic layer (EPO)	E21.045	Making electrode (EPO)
	For lift-off process (EPO)		Ohmic electrode (EPO)
	Characterized by treatment of	E21.047	Schottky electrode (EPO)
	photoresist layer (EPO)	E21.048	Conductor-insulator-
E21.027	Photolith ographic process		semiconductor electrode, e.g.,
	(EPO)		MIS contacts (EPO)
E21.028	Using laser (EPO)	E21.049	Multistep processes for
E21.029	Using anti-reflective		manufacture of device whose
	coating (EPO)		active layer, e.g., base,
E21.03	Electro-lithographic process		channel, comprises
	(EPO)		semiconducting carbon, e.g., diamond, diamond-like carbon
E21.031	X-ray lithographic process		(EPO)
E01 000	(EPO)		
E21.032	Ion lithographic process		
	(EPO)		

# 257 - 46 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.05Device controllable only by electric current supplied or the electric potential applied to electrode which does not carry current to be rectified, amplified, or switched, e.g., three-terminal devices such as source, drain, and gate	E21.067Device controllable only by variation of electric current supplied or electric potential applied to one or more of the electrodes carrying current to be rectified, amplified, oscillated, or switched, e.g., two-terminal device (EPO)
terminals; emitter, base, collector terminals (EPO) E21.051Field-effect transistor	E21.068Device having semiconductor body comprising selenium (Se) or tellurium (Te) (EPO)
(EPO) E21.052Device controllable only by variation of electric current	E21.069Preparation of substrate or foundation plate for Se or Te semiconductor (EPO)
supplied or the electric potential applied to electrodes carrying current to be rectified, amplified,	E21.07Preliminary treatment of Se or Te, its application to substrate, or the subsequent treatment of combination (EPO)
oscillated, or switched, e.g., two-terminal device (EPO) E21.053Diode (EPO)	E21.071Application of Se or Te to substrate or foundation plate (EPO)
E21.054Device having semiconductor body comprising silicon carbide (SiC) (EPO)	E21.072Conversion of Se or Te to conductive state (EPO)
E21.055Passivating silicon carbide surface (EPO)	E21.073Treatment of surface of Se or Te layer after having been made conductive (EPO)
E21.056Making n- or p- doped regions or layers, e.g., using diffusion (EPO) E21.057Using ion implantation (EPO)	E21.074Provision of discrete insulating layer, i.e., specified barrier layer material (EPO)
E21.058Using masks (EPO) E21.059Angled implantation (EPO) E21.06Changing shape of semiconductor body, e.g., forming recesses (EPO)	E21.075Application of electrode to exposed surface of Se or Te after Se or Te has been applied to foundation plate (EPO)
E21.061Making electrode (EPO) E21.062Ohmic electrode (EPO) E21.063Conductor-insulator-	E21.076Treatment of complete device, e.g., by electroforming to form barrier (EPO)
semiconductor electrode, e.g., MIS contact (EPO) E21.064Schottky electrode (EPO) E21.065Multistep processes for manufacture of device whose active layer, e.g., base, channel, comprises silicon carbide (EPO)	E21.077Heat treating (EPO) E21.078Device having semiconductor body comprising cuprous oxide (Cu 2 0) or cuprous iodide (CuI) (EPO) E21.079Preparation of substrate, preliminary treatment oxidation of substrate,
E21.066Device controllable only by electric current supplied or the electric potential applied to electrode which does not carry current to be rectified, amplified, or switched, e.g., three-terminal device (EPO)	reduction treatment (EPO)  E21.08Preliminary treatment of foundation plate (EPO)  E21.081Reduction of copper oxide, treatment of oxide layer (EPO)  E21.082Oxidation and subsequent heat treatment of substrate (EPO)  E21.083Application of specified conductive layer (EPO)

E21.084Treatment of complete device, e.g., electroforming, heat	E21.101Using reduction or decomposition of gaseous
treating (EPO)  E21.085Device having semiconductor body comprising Group IV elements or Group III-V compounds with or without impurities, e.g., doping	compound yielding solid condensate, i.e., chemical deposition (EPO)  E21.102Epitaxial deposition of Group IV elements, e.g., Si, Ge, C (EPO)
materials (EPO)  E21.086Intermixing or interdiffusion or disordering of Group III-V heterostructures, e.g., IILD (EPO)	E21.103Deposition on a semiconductor substrate which is different from the semiconductor material being deposited, i.e., formation of
E21.087Joining of semiconductor body for junction formation (EPO)	heterojunctions (EPO) E21.104Deposition on an
E21.088By direct bonding (EPO) E21.089Multistep processes for	insulating or a metallic substrate (EPO)
manufacture of device using quantum interference effect,	E21.105Epitaxial deposition of diamond (EPO)
e.g., electrostatic Aharonov- Bohm effect (EPO)	E21.106Doping during the epitaxial deposition (EPO)
E21.09Deposition of semiconductor material on substrate, e.g., epitaxial growth, solid phase epitaxy (EPO)	E21.107Deposition of diamond (EPO) E21.108Epitaxial deposition of Group III-V compound (EPO) E21.109Using molecular beam
E21.091Using physical deposition, e.g., vacuum deposition, sputtering (EPO)	technique (EPO)  E21.11Doping the epitaxial deposit (EPO)
E21.092Epitaxial deposition of Group IV element, e.g., Si, Ge (EPO)	E21.111Doping with transition metals to form semi-insulating layers (EPO)
E21.093 Deposition on semiconductor substrate being different from deposited semiconductor material; i.e.,	E21.112Deposition on a semiconductor substrate not being Group III-V compound (EPO)
formation of heterojunctions (EPO) E21.094Deposition on insulating	E21.113Deposition on an insulating or a metallic
or meta llic substrate (EPO) E21.095Epitaxial deposition of	substrate (EPO) E21.114Using liquid deposition (EPO)
diamond (EPO) E21.096Deposition of diamond (EPO)	E21.115Epitaxial deposition of Group IV elements, e.g., Si,
E21.097Epitaxial deposition of Group III-V compound (EPO)	Ge, C (EPO) E21.116Deposition on a
E21.098Deposition on semiconductor substrate not being an Group III-V compound (EPO)	semiconductor substrate which is different from the semiconductor material being deposited, i.e., formation of
E21.099Deposition on insulating or metallic substrate (EPO)	heterojunction (EPO) E21.117Epitaxial deposition of
E21.1Doping during epitaxial deposition (EPO)	Group III-V compound (EPO) E21.118Deposition on a semiconductor substrate not being an Group III-V compound (EPO)

# 257 - 48 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.119Characterized by the substrate (EPO)	E21.134Using a coherent energy beam, e.g., laser or electron
E21.12Characterized by the post-	beam (EPO)
treatment used to control the	E21.135 Diffusion of impurity
interface betw een substrate	material, e.g., doping
and epitaxial layer, e.g., ion	material, electrode material,
	·
implantation followed by	into or out of a semiconductor
annealing (EPO)	body, or between semiconductor
E21.121Substrate is crystalline	regions; interactions between
insulating material, e.g.,	two or more impurities;
sapphire (EPO)	redistribution of impurities
E21.122Bonding of semiconductor	(EPO)
wafer to insulating substrate	E21.136From the substrate during
or to semic onducting	epitaxy, e.g., autodoping;
substrate using an	preventing or using autodoping
intermediate insulating layer	(EPO)
(EPO)	E21.137To control carrier lifetime,
E21.123Substrate is crystalline	i.e., deep level dopant (EPO)
semiconductor material, e.g.,	E21.138In Group III-V compound
lattice adaptation,	(EPO)
heteroepitaxy (EPO)	E21.139Lithium-drift (EPO)
E21.124Heteroepitaxy (EPO)	E21.14Diffusion source (EPO)
E21.125Defect and dislocati on	E21.141Using diffusion into or out
suppression due to lattice	of a solid from or into a
mismatch, e.g., lattice	gaseous phase (EPO)
adaptation (EPO)	E21.142Diffusion into or out of
E21.126Group III-V compound on	Group III-V compound (EPO)
dissimilar Group III-V	E21.143From or into plasma phase
compound (EPO)	(EPO)
E21.127Group III-V compound on	E21.144Using diffusion into or out
Si or Ge (EPO)	of a s olid from or into a
E21.128Carbon on a noncarbon	solid phase, e.g., a doped
semiconductor substrate (EPO)	oxide layer (EPO)
E21.129Group IVA, e.g., Si, C, Ge	E21.145Diffusion into or out of
on Group IVB, e.g., Ti, Zr	Group IV semiconductor (EPO)
(EPO)	E21.146Using predeposition of
E21.13The substrate is	
	impurities into the
crystalline conducting	semiconductor surface, e.g.,
material, e.g., metallic	from gaseous phase (EPO)
silicide (EPO)	E21.147By ion implantation (EPO)
E21.131Selective epilaxial growth,	E21.148From or through or into an
e.g., simultaneous deposition	applied layer, e.g.,
of mono- and non-mono	photoresist, nitride (EPO)
semiconductor material (EPO)	E21.149Applied layer is oxide,
E21.132 Preparation of substrate	e.g., P 2 0 5 , PSG, H 3 BO 3 ,
for selective epitaxy (EPO)	doped oxide (EPO)
E21.133Epitaxial re-growth of non-monocrystalline semiconductor	E21.15Through the applied layer (EPO)
material, e.g., lateral	E21.151Applied layer being
epitaxy by seeded solidific	silicon or silicide or SIPOS,
ation, solid-state	e.g., polysilicon, porous
crystallization, solid-state	silicon (EPO)
graphoepitaxy, explosive	E21.152Diffusion into or out of
crystallization, grain growth	Group III-V compound (EPO)
in polycrystalline material	

(EPO)

E21.153Using diffusion into or out	E21.172On semiconductor body
of a solid from or into a	comprising Group III-V
liquid phase, e.g., alloy	compound (EPO)
diffusion process (EPO)	E21.173Deposition of Schottky
E21.154Alloying of impurity	electrode (EPO)
material, e.g., doping	E21.174From a liquid, e.g.,
material, electrode material,	electrolytic deposition (EPO)
with a semiconductor body	E21.175Using an external
(EPO)	electrical current, i.e.,
E21.155Alloying of doping material	electro-deposition (EPO)
with Group III-V compound	E21.176Manufacture or post-
(EPO)	treatment of electrode having
E21.156Alloying of electrode	a capacitive structure, i.e.,
material (EPO)	gate structure for field-
E21.157With Group III-V compound	effect device (EPO)
(EPO)	E21.177MOS-gate structure (EPO)
E21.158Manufacture of electrode on	E21.178Joint-gate structure (EPO)
semiconductor body using	E21.179Floating or plural gate
process other than by	structure (EPO)
epitaxial growth, diffusion of	E21.18Gate structure with
impurities, alloying of	charge-trapping insulator
impurity materials, or	(EPO)
radiation bombardment (EPO)	E21.181On semiconductor body not
E21.159Deposition of conductive or	comprising Group IV element,
insulating material for	e.g., Group III-V compound
electrode conducting electric	(EPO)
current (EPO)	E21.182On semiconductor body
E21.16From a gas or vapor, e.g.,	comprising Group IV element
condensation (EPO)	excluding non-elemental Si,
E21.161Of conductive layer (EPO)	e.g., Ge, C, diamond, silicon
E21.162On semiconductor body	compound or compound, such as
comprising Group IV element	SiC or SiGe (EPO)
(EPO)	E21.183For charge-coupled device
E21.163Deposition of Schottky	(EPO)
electrode (EPO)	E21.184PN-homojunction gate
E21.164 0 layer comprising	structure (EPO)
silicide (EPO)	E21.185For charge-coupled device
E21.165Conductive layer	(EPO)
comprising silicide (EPO)	E21.186Schottky gate structure
E21.166Conductive layer	(EPO)
comprising semiconducting	E21.187For charge-coupled device
material (EPO)	(EPO)
E21.167Making of side-wall	E21.188Heterojunction gate
contact (EPO)	structure (EPO)
E21.168Conductive layer	E21.189For charge-coupled device
comprising transition metal,	(EPO)
e.g., Ti, W, Mo (EPO)	E21.19Making electrode structure
E21.169By physical means, e.g.,	comprising conductor-
sputtering, evaporation (EPO)	insulator-semiconductor, e.g.,
E21.17By chemical means, e.g.,	MIS gate (EPO)
CVD, LPCVD, PECVD, laser CVD	E21.191Insulator formed on silicon
(EPO)	semiconductor body (EPO)
E21.171Selective deposition	E21.192Characterized by insulator
(EPO)	(EPO)
	` - /

# 257 - 50 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.193	On single crystalline silicon (EPO)	E21.206Lithography, isolation, or planarization-related
	<pre>Characterized by treatment after formation of definitive gate conductor (EPO)</pre>	aspects of making conductor- insulator-semiconductor structure, e.g., sub- lithography lengths; to solve problems arising at crossing
	Characterized by conductor (EPO)Final conductor next to	with side of device isolation (EPO)
121.130	insulator having lateral composition or doping variation, or being formed laterally by more than one deposition step (EPO)	E21.207Insulator formed on nonelemental silicon semiconductor body, e.g., Ge, SiGe, SiGeC (EPO) E21.208Comprising layer having
	next to insulator being silicon e.g., polysilicon, with or without impurities (EPO)	ferroelectric properties (EPO) E21.209Making electrode structure comprising conductor- insulator-conuctor-insulator- semiconductor, e.g., gate
E21.198	Conductor comprising at least another nonsilicon conductive layer (EPO)	stack for non-volatile memory (EPO) E21.21Comprising charge trapping
E21.199		insulator (EPO) E21.211Treatment of semiconductor body using process other than deposition of semiconductor
E21.2	<pre></pre>	material on a substrate, diffusion or alloying of impurity material, or radiation treatment (EPO) E21.212Hydrogenation or
E21.201	(EPO)Conductor layer next to insulator is Si or Ge or C and	deuterization, e.g., using atomic hydrogen or deuterium from a plasma (EPO)
E21.202	their non-Si alloys (EPO)Conductor layer next to	E21.213Of Group III-V compound (EPO)
	the insulator is single metal, e.g., Ta, W, Mo, Al (EPO)	E21.214To change their surface- physical characteristics or
E21.203	Conductor layer next to insulator is metallic silicide (Me Si) (EPO)	shape, e.g., etching, polishing, cutting (EPO) E21.215Chemical or electrical
E21.204	Conductor layer next to insulator is non-MeSi	<pre>treatment, e.g., electrolytic etching (EPO)</pre>
<b>₽</b> 21 205	composite or compound, e.g., TiN (EPO)	E21.216Electrolytic etching (EPO) E21.217Of Group III-V compound
EZ1.2U5	Characterized by sectional shape, e.g., T-shape, inverted T, spacer (EPO)	(EPO)  E21.218Plasma etching; reactive— ion etching (EPO)  E21.219Chemical etching (EPO)  E21.22Etching of Group III-V compound (EPO)
		E21.221Anisotropic liquid etching (EPO)
		E21.222Vapor phase etching (EPO)

E21.223Anisotropic liquid etching (EPO)	E21.245Removal by chemical etching, e.g., dry etching
E21.224Chemical cleaning (EPO)	(EPO)
E21.225Cleaning diamond or graphite (EPO)	E21.246Removal by selective chemical etching, e.g.,
	selective dry etching through
E21.226Dry cleaning (EPO)	
E21.227With gaseous hydrogen	mask (EPO)
fluoride (HF) (EPO)	E21.247Doping insulating layer
E21.228Wet cleaning only (EPO)	(EPO)
E21.229Combining dry and wet	E21.248By ion implantation
cleaning steps (EPO)	(EPO)
E21.23With simultaneous	E21.249Etching insulating layer
mechanical treatment, e.g.,	by chemical or physical means
	(EPO)
chemical-mechanical polishing	
(EPO)	E21.25Etching inorganic layer
E21.231Using mask (EPO)	(EPO)
E21.232Characterized by their	E21.251By chemical means (EPO)
composition, e.g., multilayer	E21.252By dry-etching (EPO)
	E21.253
masks, materials (EPO)	
E21.233Characterized by their	containing Si, e.g., PZT, Al 2
size, orientation,	O 3 (EPO)
disposition, behavior, shape,	E21.254Etching organic layer
in horizontal or vertical	(EPO)
plane (EPO)	E21.255By chemical means (EPO)
E21.234	E21.256By dry-etching (EPO)
behavior during process, e.g.,	E21.257Using mask (EPO)
soluble mask, redeposited mask	E21.258Using masks (EPO)
(EPO)	E21.259Organic layers, e.g.,
E21.235Characterized by process	photoresist (EPO)
involved to create mask, e.g.,	E21.26Layer comprising organo-
lift-off mask, sidewall, or to	silicon compound (EPO)
modify the mask, e.g., pre-	E21.261Layer comprising
treatment, post-treatment	
(EPO)	polysiloxane compound (EPO)
E21.236Process specially	E21.262Layer comprising
	hydrogen silsesquioxane (EPO)
adapted to improve resolution	E21.263Layer comprising
of mask (EPO)	silazane compounds (EPO)
E21.237Mechanical treatment, e.g.,	E21.264Layers comprising fluoro
grinding, polishing, cutting	hydrocarbon compounds, e.g.,
(EPO)	
E21.238Making grooves, e.g.,	polytetrafluoroethylene (EPO)
cutting (EPO)	E21.265By Langmuir-Blodgett
	technique (EPO)
E21.239Using abrasion, e.g.,	E21.266Inorganic layer (EPO)
sand-blasting (EPO)	E21.267Composed of alternated
E21.24To form insulating layer	layers or of mixtures of
thereon, e.g., for masking or	nitrides and oxides or of
by using photolithographic	
technique (EPO)	oxynitrides, e.g., formation
E21.241Post-treatment (EPO)	of oxynitride by oxidation of
	nitride layer (EPO)
E21.242Of organic layer (EPO)	E21.268Of silicon (EPO)
E21.243Planarization of	E21.269Formed by deposition
insulating layer (EPO)	from a gas or vapor (EPO)
E21.244Involving dielectric	E21.27Carbon layer, e.g.,
removal step (EPO)	
E ( - /	diamond-like layer (EPO)

# 257 - 52 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.271	Composed of oxide or glassy oxide or oxide based	E21.294	Deposition/post-treatment of noninsulating, e.g.,
E21.272	<pre>glass (EPO)With perovskite structure (EPO)</pre>		<pre>conductive - or resistive - layers on insulating layers (EPO)</pre>
E21.273	Deposition of porous oxide or porous glassy oxide or oxide based porous glass (EPO)		Deposition of layer comprising metal, e.g., metal, alloys, metal compounds (EPO)Of metal-silicide layer
E21.274	Deposition from gas or vapor (EPO)		(EPO)Deposition of
E21.275	Deposition of boron or phosphorus doped silicon oxide, e.g., BSG, PSG, BPSG (EPO)		semiconductive layer, e.g., poly - or amorphous silicon layer (EPO)Deposition of
E21.276	Deposition of halogen		superconductive layer (EPO)
	doped silicon oxide, e.g., fluorine doped silicon oxide (EPO)	E21.299	Deposition of conductive or semi-conductive organic layer (EPO)
E21.277	Deposition of carbon	E21.3	Post treatment (EPO)
	<pre>doped silicon oxide, e.g., SiOC (EPO)</pre>		Oxidation of silicon- containing layer (EPO)
E21.278	Deposition of silicon oxide (EPO)		Nitriding of silicon- containing layer (EPO)
E21.279	On silicon body (EPO)	E21.303	Planarization (EPO)
E21.28	Deposition of aluminum oxide (EPO)	E21.304	By chemical mechanical polishing (CMP) (EPO)
	On a silicon body (EPO)	E21.305	Physical or chemical etching of layer, e.g., to
	Formed by oxidation (EPO)Of semiconductor		<pre>produce a patterned layer from pre-deposited extensive layer (EPO)</pre>
221.203	material, e.g., by oxidation of semiconductor body itself	E21.306	By physical means only (EPO)
E21.284	(EPO)By thermal oxidation	E21.307	Of silicon-containing layer (EPO)
	(EPO)	E21.308	By chemical means only
EZ1.Z00	Of silicon (EPO)	E21 200	(EPO)
=01 000	Of Group III-V compound (EPO)		(EPO)By liquid etching only (EPO)
E21.287	Of Group III-V		(EPO)By liquid etching only
	Of Group III-V compound (EPO)	E21.31	(EPO)By liquid etching only (EPO)By vapor etching only
E21.288	Of Group III-V compound (EPO)By anodic oxidation (EPO)	E21.31 E21.311	(EPO)By liquid etching only (EPO)By vapor etching only (EPO)
E21.288 E21.289	Of Group III-V compound (EPO)By anodic oxidation (EPO)Of silicon (EPO)Of Group III-V	E21.31 E21.311 E21.312 E21.313	(EPO)By liquid etching only (EPO)By vapor etching only (EPO)Using plasma (EPO)Of silicon-containing
E21.288 E21.289 E21.29	Of Group III-V compound (EPO)By anodic oxidation (EPO)Of silicon (EPO)Of Group III-V compound (EPO)Of metallic layer, e.g., Al deposited on body, e.g., formation of multi-layer insulating structures (EPO)By anodic oxidation	E21.311 E21.312 E21.313 E21.314 E21.315	(EPO)By liquid etching only (EPO)By vapor etching only (EPO)Using plasma (EPO)Of silicon-containing layer (EPO)Pre- or post- treatment, e.g., anti- corrosion process (EPO)Using mask (EPO)Doping layer (EPO)
E21.288 E21.289 E21.29	Of Group III-V compound (EPO)By anodic oxidation (EPO)Of silicon (EPO)Of Group III-V compound (EPO)Of metallic layer, e.g., Al deposited on body, e.g., formation of multi-layer insulating structures (EPO)	E21.311 E21.312 E21.313 E21.314 E21.315	(EPO)By liquid etching only (EPO)By vapor etching only (EPO)Using plasma (EPO)Of silicon-containing layer (EPO)Pre- or post- treatment, e.g., anti- corrosion process (EPO)Using mask (EPO)

E21.317	To modify their internal properties, e.g., to produce	E21.34	In Group III-V compound (EPO)
E21.318	<pre>internal imperfections (EPO)Of silicon body, e.g., for</pre>	E21.341	Of electrically active species (EPO)
	gettering (EPO)	E21.342	Through-implantation
E21.319	Using cavities formed by		(EPO)
	inert gas ion implantation, e.g., hydrogen, noble gas	E21.343	Characterized by the implantation of both
<del></del>	(EPO)		electrically active and
	Of silicon on insulator (SOI) (EPO)		inactive species in the same semiconductor region to be
E21.321	Thermally inducing defects		doped (EPO)
	using oxygen present in		In diamond (EPO)
	silicon body for intrinsic	E21.345	Characterized by the angle
	gettering (EPO)		between the ion beam and the
E21.322	Of Group III-V compound,		crystal planes or the main
	e.g., to make them semi-		crystal surface (EPO)
	insulating (EPO)		Using mask (EPO)
	Of diamond body (EPO)	E21.347	Using electromagnetic
E21.324	Thermal treatment for		radiation, e.g., laser
	modifying the properties of		radiation (EPO)
	semiconductor body, e.g.,		Using X-ray laser (EPO)
	annealing, sintering (EPO)	E21.349	Using incoherent radiation
E21.325	$\ldots$ For the formation of PN		(EPO)
	junction without ad dition of	E21.35	Multi-step process for
	impurities (EPO)		manufacture of device of
E21.326	Of Group III-V compound		bipolar type, e.g., diodes,
	(EPO)		transistors, thyristors,
E21.327	Application of electric		resistors, capacitors) (EPO)
	current or field, e.g., for	E21.351	Device comprising one or two
	electroforming (EPO)		electrodes, e.g., diode,
	Radiation treatment (EPO)		resistor or capacitor with PN
E21.329	Using natural radiation,	-04 250	or Schottky junctions (EPO)
	e.g., alpha , beta or gamma		Diode (EPO)
	radiation (EPO)		Tunnel diode (EPO)
E21.33	To produce chemical element by transmutation (EPO)	E21.354	Transit time diode, e.g., IMPATT, TRAPATT diode (EPO)
E21.331	With high-energy radiation	E21.355	Break-down diode, e.g.,
221.331	(EPO)	L21.333	Zener diode, avalanche diode
E21.332	For etching, e.g., sputter		(EPO)
2217002	etching (EPO)	E21.356	Zener diode (EPO)
E21.333	For heating, e.g., electron		Avalanche diode (EPO)
LZI.333	beam heating (EPO)		Rectifier diode (EPO)
E21 334	Producing ions for		Schottky diode (EPO)
DZI.334	implantation (EPO)		Planar diode (EPO)
E21 335	In Group IV semiconductor		Multi-layer diode, e.g.,
пет. 333	(EPO)	E21.501	PNPN or NPNP diode (EPO)
E21.336	Of electrically active species (EPO)	E21.362	Gat ed-diode structure, e.g., SITh, FCTh, FCD (EPO)
E21.337	Through-implantation (EPO)	E21.363	Resistor with PN junction (EPO)
E21.338	Recoil-implantation (EPO)	E21.364	Capacitor with PN - or
	Of electrically inactive		Schottky junction, e.g.,
	species in silicon to make buried insulating layer (EPO)		varactor (EPO)

# 257 - 54 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.365	Active layer is Group III-V compound (EPO)	E21.39	Structurally associated with other devices (EPO)
	<pre>Diode (EPO)With an heterojunction, e.g., resonant tunneling</pre>		Other device being a controlling device of the field-effect-type (EPO)
E21.368	diodes (RTD) (EPO)Schottky diode (EPO)		Bi-directional thyristor (EPO)
E21.369	<pre>Device comprising three or more electrodes (EPO)</pre>		Active layer is Group III- V compound (EPO)
	Transistor (EPO)Heterojunction transistor (EPO)		<pre>Multi-step process for the   manufacture of unipolar device   (EPO)</pre>
E21.372	Bipolar thin film transistor (EPO)	E21.395	<pre>Transistor-like structure, e.g., hot electron transistor</pre>
E21.374	Lateral transistor (EPO)Schottky transistor (EPO)Silicon vertical transistor (EPO)		<pre>(HET); metal base transistor (MBT); resonant tunneling HET (RHET); resonant tunneling transistor (RTT ); bulk</pre>
	Planar transistor (EPO)Mesa-planar transistor (EPO)		<pre>barrier transistor (BBT); planar doped barrier transistor (PDBT); charge</pre>
	Inverse transistor (EPO)With single crystalline		<pre>injection transistor (CHINT); ballistic transistor (EPO)</pre>
2217073	emitter, collector or base including extrinsic, link or	E21.396	Metal-insulator- semiconductor capacitor, e.g.,
	graft base formed on th e silicon substrate, e.g., by epitaxy, recrystallization,		<pre>trench capacitor (EPO)Comprising PN junction, e.g., hybrid capacitor (EPO)</pre>
	after insulating device isolation (EPO)		Active layer is Group III-V compound (EPO)
E21.38	Where main current goes through whole of silicon substrate, e.g., power bipolar transistor (EPO)	E21.399	Transistor-like structure, e.g., hot electron transistor (HET), metal base transistor (MBT), resonant tunneling hot electron transistor (RHET),
E21.381	With a multi- emitter, e.g., interdigitated, multicellular, distributed (EPO)		resonant tunneling transistor (RTT), bulk barrier transistor (BBT), planar doped barrier
E21.382	Field-effect controlled bipolar-type transi stor, e.g., insulated gate bipolar	E21.4	<pre>transistor (PDBT), charge injection transistor (CHINT)   (EPO)Field-effect transistor</pre>
E21.383	transistor (IGBT) (EPO)Vertical insulated gate		(EPO)Using static field induced
E21.384	bipolar transistor (EPO)With recessed gate (EPO)		region, e.g., SIT, PBT (EPO)Permeable base transistor
E21.385	etching in source/emitter		(PBT) (EPO)With heterojunction
E21.386	contact region (EPO)Active layer, e.g., base,		interface channel or gate, e.g., HFET, HIGFET, SISFET,
E21.387	<pre>is Group III-V compound (EPO)Heterojunction transistor (EPO)</pre>		HJFET, HEMT (EPO)
	Thyristor (EPO)Lateral or planar thyristor (EPO)		

E21.404	With one or zero or quasi- one or quasi-zero dimensional	E21.42	With recess formed by etching in source/base contact
	charge carrier gas channel,		region (EPO)
E21.405	<pre>e.g., quantum wire FET; single electron trans istor (SET); striped channel transistor; coulomb blockade device (EPO)Active layer is Group III-V</pre>	E21.421	With multiple gate, one gate having MOS structure and others having same or a different structure, i.e., non MOS, e.g., JFET gate (EPO)
	compound, e.g., III-V velocity modulation transistor (VMT), NERFET (EPO)		With floating gate (EPO)With charge trapping gate insulator, e.g., MNOS
E21.406	Using static field induced		transistor (EPO)
E21.407	region, e.g., SIT, PBT (EPO)With an heterojunction	E21.424	Lateral single gate silicon transistor (EPO)
	<pre>interface channel or gate, e.g., HFET, HIGFET, SI SFET, HJFET, HEMT (EPO)</pre>	E21.425	<pre>With source or drain   region formed by Schottky barrier or conductor-</pre>
E21.408	With one or zero or quasi- one or quasi-zero dimensional		<pre>insulator-semiconductor structure (EPO)</pre>
	<pre>channel, e.g., in plane gate transistor (IPG), single electron transistor (SET), striped channel transistor,</pre>	E21.426	With single crystalline channel formed on the silicon substrate after insulating device isolation (EPO)
E21.409	coulomb blockade device (EPO)With an insulated gate (EPO)	E21.427	With asymmetry in channel direction, e.g., high-voltage
	Vertical transistor (EPO)Thin film unipolar		<pre>lateral transistor with channel containing layer, e.g., p-base (EPO)</pre>
E21.412	transistor (EPO)Amorphous silicon or	E21.428	With a recessed gate, e.g., lateral U-MOS (EPO)
F21 //13	polysilicon transistor (EPO)Lateral single gate	E21.429	Using etching to form recess at gate location (EPO)
221.113	single channel transistor with noninverted structure, i.e., channel layer is formed before gate (EPO)	E21.43	Recessing gate by adding semiconductor material at source (S) or drain (D) location, e.g., transist or
E21.414	Lateral single gate single channel transistor with		with elevated single crystal S and D (EPO)
	<pre>inverted structure, i.e., channel layer is formed after gate (EPO)</pre>	E21.431	With source and drain recessed by etching or recessed and refi lled (EPO)
E21.415	<pre>Monocrystalline silicon   transistor on insulating   substrate, e.g., quartz   substrate (EPO)</pre>	E21.432	With source and drain contacts formation strictly before final gate formation, e.g., contact first technology
E21.416	On sapphire substrate,	EQ1 422	(EPO)
E21.417	<pre>e.g., silicon on sapphire   (SOS) transistor (EPO)With channel containing layer, e.g., p-base, fo rmed</pre>	EZI.433	Where the source and drain or source and drain extensions are self-aligned to sides of gate (EPO)
	in or on drain region, e.g., DMOS transistor (EPO)	E21.434	With initial gate mask or masking layer complementary
E21.418	Vertical power DMOS transistor (EPO)		to prospective gate location, e.g., with dummy source and
E21.419	With recessed gate (EPO)		drain contacts (EPO)

# 257 - 56 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.435Lateral single gate single	E21.454Process wherein final
channel silicon transistor	gate is made before formation,
with both lightly doped source and drain extensions and	e.g., activation anneal, of
source and drain self-aligned	source and drain regions in active layer (EPO)
to sides of gate, e.g., LDD	E21.455Lateral transistor with
MOSFET, DDD MOSFET (EPO)	two or more independen t gates
E21.436Gate comprising layer with ferroelectric properties (EPO)	(EPO) E21.456Charge transfer device (EPO)
E21.437With lightly doped drain	E21.457With insulated gate (EPO)
selectively formed at side of	E21.458With Schottky gate (EPO)
gate (EPO)	E21.459 Device having semiconductor
E21.438Using self-aligned silicidation, i.e., salicide	body other than carbon, Si, Ge, SiC, Se, Te, Cu 2 O, CuI,
(EPO)	and Group III-V compounds with
E21.439Providing different	or without impurities, e.g.,
silicide thicknesses on gate and on source or drain (EPO)	doping materials (EPO)
E21.44Using self-aligned	E21.46Multistep process (EPO) E21.461Deposition of semiconductor
selective metal deposition	material on substrate, e.g.,
simultaneously on gate and on	epitaxial growth (EPO)
source or drain (EPO) E21.441Active layer is Group III-	E21.462Using physical deposition, e.g., vacuum deposition,
V compound (EPO)	sputtering (EPO)
E21.442With gate at side of	E21.463Using reduction or
channel (EPO)	decomposition of gaseous
E21.443Using self-aligned punch through stopper or threshold	<pre>compound yielding solid condensate, i.e., chemical</pre>
implant under gate region	deposition (EPO)
(EPO)	E21.464Using liquid deposition
E21.444Using dummy gate wherein at least part of final gate is	(EPO) E21.465From molten solution of
self-aligned to dummy gate	compound or alloy, e.g.,
(EPO)	liquid phase epitaxy (EPO)
E21.445With PN junction or heterojunction gate (EPO)	E21.466Diffusion of impurity material, e.g., dopant,
E21.446With PN homojunction gate	electrode material, into or
(EPO)	out of semiconductor body, or
E21.447Vertical transistor,	between semiconductor regions
e.g., tecnetrons (EPO) E21.448With heterojunction gate	(EPO) $E21.467 \dots Using diffusion into or out$
(EPO)	of solid from or into gaseous
E21.449Active layer is Group III-	phase (EPO)
V compound (EPO) E21.45With Schottky gate, e.g.,	E21.468Using diffusion into or out of solid from or into solid
MESFET (EPO)	phase, e.g., doped oxide layer
E21.451Active layer being Group	(EPO)
III-V compound (EPO)	E21.469Using diffusion into or out of solid from or into liquid
E21.452Lateral single-gate transistors (EPO)	phase, e.g., alloy diffusion
E21.453Process wherein final	process (EPO)
gate is made after formation	E21.47Alloying of impurity material, e.g., dopant,
of source and drain regions in active layer, e.g., dummy-gate	electrode material, with
process (EPO)	semiconductor body (EPO)
<del>-</del>	E21.471Radiation treatment (EPO)

E21.472	With high-energy radiation (EPO)		Inorganic layer (EPO)Composed of oxide or
E21.473	Producing ion implantation (EPO)		<pre>glassy oxide or oxide-based glass (EPO)</pre>
E21.475	Using mask (EPO)Using electromagnetic radiation, e.g., laser radiation (EPO)Manufacture of electrodes on	E21.495	<pre>Deposition of   noninsulating, e.g.,   conductive -, resistive -,   layer on insulating layer   (EPO)</pre>
E21.4/0	semiconductor bodies using processes or apparatus other	E21.496	Post treatment of layer (EPO)
	than epitaxial growth, e.g., coating, diffusion, or alloying, or radiation treatment (EPO)	E21.497	<pre>Thermal treatment for   modifying property of   semiconductor body, e.g.,   annealing, sintering (EPO)</pre>
E21.477	<pre>Deposition of conductive or insulating materials for electrode (EPO)</pre>	E21.498	<pre>Application of electric   current or fields, e.g., for   electroforming (EPO)</pre>
	From gas or vapor, e.g., condensation (EPO)	E21.499	Assembling semiconductor devices, e.g., packaging ,
	electrolytic deposition (EPO)		including mounting, encapsulating, or treatment of
E21.48	Involving application of pressure, e.g., thermo compression bonding (EPO)	E21.5	<pre>packaged semiconductor (EPO)Mounting semiconductor bodies in container (EPO)</pre>
E21.481	Including application of mechanical vibration, e.g., ultrasonic vibration (EPO)	E21.501	Providing fillings in container, e.g., gas fillings (EPO)
E21.482	Treatment of semiconductor body using process other than electromagnetic radiation		Encapsulation, e.g., encapsulation layer, coating (EPO)
E21.483	<pre>(EPO)To change their surface- physical characteristics or shape, e.g., etching, polishing, cutting (EPO)</pre>	E21.503	<pre>Encapsulation of active face   of flip chip device, e.g.,   under filling or under   encapsulation of flip-chip,   encapsulation perform on chip</pre>
E21.484	<pre>Mechanical treatment, e.g.,   grinding, ultrasonic treatment   (EPO)</pre>		or mounting substrate (EPO)Moulds (EPO)Insulative mounting
E21.485	Chemical or electrical treatment, e.g., electrolytic	<b>г</b> 21 506	<pre>semiconductor device on support (EPO)Attaching or detaching leads</pre>
	etching (EPO)Using mask (EPO)To form insulating layer thereon, e.g., for masking or by using photolithographic	E21.500	or other conductive members, to be used for carrying current to or from device in operation (EPO)
E21.489	techniques; post treatment of these layers (EPO)Using mask (EPO)Post treatment of insulating layer (EPO)	E21.507	Formation of contacts to semiconductor by use of metal layers separated by insulating layers, e.g., self-aligned contacts to source/drain or emitter/base (EPO)
E21.491	Etching layer (EPO)Doping layer (EPO)Organic layer, e.g., photoresist (EPO)		Forming solder bumps (EPO)Involving soldering or alloying process, e.g., soldering wires (EPO)

# 257 - 58 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.51	Mounting on metallic conductive member (EPO)	E21.525 .	.Procedures, i.e., sequence of activities consisting of
E21.511	Mounting on insulating member provided with metallic leads, e.g., flip-chip		plurality of measurement and correction, marking or sorting steps (EPO)
	<pre>mounting, conductive die mounting (EPO)</pre>	E21.526 .	Connection or disconnection of subentities or redundant parts
	Right-up bonding (EPO)Mounting on semiconductor conductive member (EPO)		of device in response to measurement, e.g., wafer scale, memory devices (EPO)
E21.514	Involving use of conductive adhesive (EPO)	E21.527 .	Optical enhancement of defects or not directly visible
E21.515	<pre>Involving use of mechanical auxiliary part without use of alloying or soldering process, e.g., pressure contacts (EPO)</pre>		states, e.g., selective electrolytic deposition, bubbles in liquids, light emission, color change (EPO)
	<pre>Involving automation   techniques using film carriers   (EPO)</pre>	E21.528 .	Acting in response to ongoing measurement without interruption of processing,
E21.517	Involving use of electron or laser beam (EPO)		e.g., endpoint detection, in- situ thickness measurement (EPO)
E21.518	Involving application of mechanical vibration, e.g., ultrasonic vibration (EPO)	E21.529 .	.Measuring as part of manufacturing process (EPO)
E21.519	Involving application of pressure, e.g., thermo-compression bonding (EPO)	E21.53 .	<pre>For structural parameters,   e.g., thickness, line width,   refractive index, temperature,</pre>
E21.52	Devices having no potential- jump barrier or surface barrier (EPO)		warp, bond strength, defects, optical inspection, electrical measurement of structural
E21.521	.Testing or measuring during manufacture or treatment or reliability measurement, i.e.,		<pre>dimensions, metallurgic measurement of diffusions (EPO)</pre>
	testing of parts followed by no processing which modifies parts as such (EPO)	E21.531 .	For electrical parameters, e.g., resistance, deep-levels, CV, diffusions by electrical
E21.522	Structural arrangement (EPO)	₽01 E20 °	means (EPO) Manufacture or treatment of
E21.523	Additional lead-in	EZI.JJZ .	devices consisting of
	metallization on device, e.g.,		plurality of solid-state
	additional pads or lands, lines in scribe line,		components formed in or on
	sacrificed conductors,		common substrate or of parts
	sacrificed frames (EPO)		thereof; manufacture of
E21.524	Circuit for characterizing or		<pre>integrated circuit devices or of parts thereof (EPO)</pre>
	monitoring manufacturing	F21 533	.Of thick- or thin-film circuits
	process, e.g., whole test die,	шин .	or parts thereof (EPO)
	wafer filled with test structures, onboard devices	E21.534 .	Of thick-film circuits or parts thereof (EPO)
	incorporated on each die, process/product control	E21.535 .	Of thin-film circuits or parts thereof (EPO)
	monitors or PCM, devices in	E21.536	.Manufacture of specific parts
	scribe-line/kerf, drop-in devices (EPO)		of devices (EPO)

E21.537	Making of localized buried	E21.55	Trench shape altered by
	regions, e.g., buried collector layer, internal connection, substrate contacts (EPO)	F21 551	local oxidation of silicon process step, e.g., trench corner rounding by LOCOS (EPO)Introducing impurities in
	Making of internal connections, substrate contacts (EPO)	E21.331	<pre>trench side or bottom walls, e.g., for forming channel stoppers or alter isolation</pre>
	<pre>For Group III-V compound   semiconductor integrated   circuits (EPO)</pre>	E21.552	<pre>behavior (EPO)Using local oxidation of   silicon, e.g., LOCOS, SWAMI,</pre>
E21.54	Making of isolation regions between components (EPO)	E21.553	SILO (EPO)In region recessed from
E21.541	Between components manufactured in active substrate comprising SiC		<pre>surface, e.g., in recess, groove, tub or trench region (EPO)</pre>
E21.542	compound semiconductor (EPO)Between components manufactured in active substrate comprising Group III-V compound semiconductor		Using auxiliary pillars in recessed region, e.g., to form LOCOS over extended areas (EPO)Recessed region having
E21.543	(EPO)Between components		shape other than rectangular, e.g., rounded or oblique shape
	manufactured in active substrate comprising Group II- VI compound semiconductor (EPO)	E21.556	(EPO)Introducing electrical inactive or active impurities in local oxidation region,
	PN junction isolation (EPO)Dielectric regions, e.g., EPIC dielectric isolation, LOCOS; trench refilling		e.g., to alter LOCOS oxide growth characteristics or for additional isolation purpose (EPO)
E21.546	techniques, SOI technology, use of channel stoppers (EPO)Using trench refilling with	E21.557	Introducing electrical active impurities in local oxidation region solely for
	dielectric materials (EPO)	TO1 FF0	forming channel stoppers (EPO)
	<pre>Dielectric material being   obtained by full chemical   transformation of   nondielectric materials, such   as polycrystalline silicon,   metals (EPO)Concurrent filling of</pre>	E21.558	Introducing both types of electrical active impurities in local oxidation region solely for forming channel stoppers, e.g., for isolation of complementary doped regions (EPO)
E21.540	plurality of trenches having different trench shape or dimension, e.g., rectangular	E21.559	With plurality of successive local oxidation steps (EPO)
TO1 540	and V-shaped trenches, wide and narrow trenches, shallow and deep trenches (EPO)	E21.56	Dielectric isolation using EPIC technique, i.e., epitaxial passivated
EZ1.549	<pre>0f trenches having shape   other than rectangular or V   shape, e.g., rounded corners,   oblique or rounded trench</pre>	E21.561	<pre>integrated circuit (EPO)Using semiconductor or insulator technology, i.e., SOI technology (EPO)</pre>
	walls (EPO)	E21.562	Using selective deposition of single crystal silicon, e.g., Selective Epitaxial Growth (SEG) (EPO)

# 257 - 60 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.563Using silicon implanted buried insulating layers, e.g., oxide layers, i.e.,	E21.582Characterized by formation and post treatment of conductors, e.g., patterning
SIMOX technique (EPO) E21.564SOI together with lateral isolation, e.g., using local	(EPO) E21.583Planarization; smoothing (EPO)
oxidation of silicon, or dielectric or polycrystalline material refilled trench or	E21.584Barrier, adhesion or liner layer (EPO) E21.585Filling of holes, grooves,
air gap isolation regions, e.g., completely isolated	vias or trenches with conductive material (EPO)
semiconductor islands (EPO) E21.565Using full isolation by porous oxide silicon, i.e., FIPOS technique (EPO)	E21.586By selective deposition of conductive material in vias, e.g., selective chemical vapor deposition on semiconductor
E21.566Using lateral overgrowth	material, plating (EPO)
technique, i.e., ELO techniques (EPO)	E21.587By deposition over sacrificial masking layer,
E21.567Using bonding technique (EPO)	e.g., lift-off (EPO)
E21.568With separation/ delamination along ion	E21.588Reflowing or applying pressure to fill contact hole, e.g., to remove voids (EPO)
<pre>implanted layer, e.g., "Smart- cut", "Unibond" (EPO)</pre>	E21.589By forming conductive members before deposition of
E21.569Using silicon etch back technique, e.g., BESOI, ELTRAN (EPO)	<pre>protective insulating material, e.g., pillars, studs (EPO)</pre>
E21.57With separation/ delamination along porous	E21.59Local interconnects; local pads (EPO)
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)	pads (EPO) E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)	pads (EPO) E21.591Modifying pattern or conductivity of conductive members, e.g., formation of
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)	pads (EPO) E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO) E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)  E21.575Interconnections, comprising conductors and dielectrics,	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)  E21.593By forming silicide of refractory metal (EPO)
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)  E21.575Interconnections, comprising conductors and dielectrics, for carrying current between separate components within	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)  E21.593By forming silicide of refractory metal (EPO)  E21.594By using super-conducting material (EPO)
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)  E21.575Interconnections, comprising conductors and dielectrics, for carrying current between separate components within device (EPO)	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)  E21.593By forming silicide of refractory metal (EPO)  E21.594By using super-conducting material (EPO)  E21.595Modifying pattern (EPO)
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)  E21.575Interconnections, comprising conductors and dielectrics, for carrying current between separate components within	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)  E21.593By forming silicide of refractory metal (EPO)  E21.594By using super-conducting material (EPO)
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)  E21.575Interconnections, comprising conductors and dielectrics, for carrying current between separate components within device (EPO)  E21.576Characterized by formation and post treatment of dielectrics, e.g., planarizing (EPO)	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)  E21.593By forming silicide of refractory metal (EPO)  E21.594By using super-conducting material (EPO)  E21.595Modifying pattern (EPO)  E21.596Using laser, e.g., laser cutting, laser direct writing, laser repair (EPO)
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)  E21.575Interconnections, comprising conductors and dielectrics, for carrying current between separate components within device (EPO)  E21.576Characterized by formation and post treatment of dielectrics, e.g., planarizing (EPO)  E21.577By forming via holes (EPO)	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)  E21.593By forming silicide of refractory metal (EPO)  E21.594By using super-conducting material (EPO)  E21.595Modifying pattern (EPO)  E21.596Using laser, e.g., laser cutting, laser direct writing, laser repair (EPO)  E21.597Formed through semiconductor substrate (EPO)
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)  E21.575Interconnections, comprising conductors and dielectrics, for carrying current between separate components within device (EPO)  E21.576Characterized by formation and post treatment of dielectrics, e.g., planarizing (EPO)  E21.577By forming via holes (EPO)  E21.578Tapered via holes (EPO)	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)  E21.593By forming silicide of refractory metal (EPO)  E21.594By using super-conducting material (EPO)  E21.595Modifying pattern (EPO)  E21.596Using laser, e.g., laser cutting, laser direct writing, laser repair (EPO)
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)  E21.575Interconnections, comprising conductors and dielectrics, for carrying current between separate components within device (EPO)  E21.576Characterized by formation and post treatment of dielectrics, e.g., planarizing (EPO)  E21.577By forming via holes (EPO)	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)  E21.593By forming silicide of refractory metal (EPO)  E21.594By using super-conducting material (EPO)  E21.595Modifying pattern (EPO)  E21.596Using laser, e.g., laser cutting, laser direct writing, laser repair (EPO)  E21.597Formed through semiconductor substrate (EPO)  E21.598Manufacture or treatment of
delamination along porous layer (EPO)  E21.571Using selective deposition of single crystal silicon, i.e., SEG technique (EPO)  E21.572Polycrystalline semiconductor regions (EPO)  E21.573Air gaps (EPO)  E21.574Isolation by field effect (EPO)  E21.575Interconnections, comprising conductors and dielectrics, for carrying current between separate components within device (EPO)  E21.576Characterized by formation and post treatment of dielectrics, e.g., planarizing (EPO)  E21.577By forming via holes (EPO)  E21.578Tapered via holes (EPO)  E21.579For "dual damascene" type	pads (EPO)  E21.591Modifying pattern or conductivity of conductive members, e.g., formation of alloys, reduction of contact resistances (EPO)  E21.592By altering solid-state characteristics of conductive members, e.g., fuses, in situ oxidation, laser melting (EPO)  E21.593By forming silicide of refractory metal (EPO)  E21.594By using super-conducting material (EPO)  E21.595Modifying pattern (EPO)  E21.596Using laser, e.g., laser cutting, laser direct writing, laser repair (EPO)  E21.597Formed through semiconductor substrate (EPO)  E21.598Manufacture or treatment of devices consisting of

E21.599With subsequent division of substrate into plural	E21.618With particular manufacturing method of
individual devices (EPO)  E21.6Involving separation of	<pre>channel, e.g., channel implants, halo or pocket implants, or channel materials (EPO)</pre>
E21.601Leaving reusable substrate, e.g., epitaxial lift-off process (EPO)	E21.619With particular  manufacturing method of source  or drain, e.g., specific S or
E21.602 To produce devices each consisting of plurality of components, e.g., integrated	D implants or silicided S or D structures or raised S or D structures (EPO)
circuits (EPO) E21.603Substrate is semiconductor, using combination of semiconductor substrates, e.g., diamond, SiC, Si, Group	E21.62Manufacturing common source or drain regions between plurality of conductor-insulator-semiconductor structures (EPO)
III-V compound, and/or Group II-VI compound semiconductor substrates (EPO)	E21.621With particular  manufacturing method of gate  conductor, e.g., particular
E21.604Substrate is semiconductor, using diamond technology (EPO)	materials, shapes (EPO) E21.622Silicided or salicided
E21.605Substrate is semiconductor, using SiC technology (EPO)	gate conductors (EPO) E21.623Gate conductors with
E21.606Substrate being semiconductor, using silicon technology (EPO)	<pre>different gate conductor materials or different gate conductor implants, e.g., dual</pre>
E21.607Substrate being semiconductor, using silicon technology (EPO)	gate structures (EPO) E21.624Gate conductors with different shapes, lengths or
E21.608Bipolar technology (EPO)	dimensions (EPO)
E21.609Comprising combination of vertical and lateral transistors (EPO)	E21.625With particular manufacturing method of gate insulating layer, e.g.,
E21.61Comprising merged transistor logic or integrated injection logic (EPO)	different gate insulating layer thicknesses, particular gate insulator materials or
E21.611Complementary devices, e.g., complementary transistors (EPO)	particular gate insulator implants (EPO) E21.626With particular
E21.612Complementary vertical transistors (EPO)	manufacturing method of gate sidewall spacers, e.g., double
E21.613Memory structures (EPO)	spacers, particular spacer material or shape (EPO)
E21.614Three-dimensional integrated circuits stacked in different levels (EPO)	E21.627Interconnection or wiring or contact manufacturing related aspects (EPO)
E21.615Field-effect technology	E21.628Isolation region
(EPO) E21.616MIS technology (EPO) E21.617Combination of charge coupled devices, i.e., CCD or BBD (EPO)	manufacturing related aspects, e.g., to avoid interaction of isolation region with adjacent structure (EPO)

# 257 - 62 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.629	With particular manufacturing method of	E21.64	With particular manufacturing method of gate
	vertical transistor structures, i.e., with channel vertical to substrate surface	-04 644	sidewall spacers, e.g., double spacers, particular spacer material or shape (EPO)
E21.63	(EPO)With particular manufacturing method of wells or tubs, e.g., twin tubs, high	E21.641	Interconnection or wiring or contact manufacturing related aspects (EPO)
	energy well implants, buried implanted layers for lateral isolation (BILLI) (EPO)	E21.642	Isolation region manufacturing related aspects, e.g., to avoid interaction of
E21.631	<pre>Combination of   enhancement and depletion   transistors (EPO)</pre>	F21 6/13	<pre>isolation region with adjacent structure (EPO)With particular</pre>
	Complementary field- effect transistors, e.g., CMOS (EPO) With particular	E21.043	manufacturing method of vertical transistor structures, i.e., with channel vertical to substrate surface
	manufacturing method of channel, e.g., channel implants, halo or pocket	E21.644	(EPO)With particular manufacturing method of wells
E21.634	<pre>implants, or channel materials   (EPO)With particular</pre>		or tubs, e.g., twin tubs, high energy well implants, buried implanted layers for lateral
	manufacturing method of source or drain, e.g., specific S or D implants or silicided S or D structures or raised S or D		isolation (BILLI) (EPO)Memory structures (EPO)Dynamic random access
E21.635	structures of raised s of B structures (EPO)With particular	E21.647	memory structures (DRAM) (EPO)Characterized by type of capacitor (EPO)
	manufacturing method of gate conductor, e.g., particular		
E21.636	<pre>materials, shapes (EPO)Silicided or salicided gate conductors (EPO)</pre>	E21.649	Making connection between transistor and capacitor, e.g., plug (EPO)
E21.637	Gate conductors with different gate conductor materials or different gate	E21.65	
E21.638	conductor implants, e.g., dual gate structures (EPO)Gate conductors with	E21.651	Capacitor in U- or V- shaped trench in substrate (EPO)
	different shapes, lengths or dimensions (EPO)	E21.652	
E21.639	<pre>manufacturing method of gate insulating layer, e.g., different gate insulating</pre>	E21.653	<pre></pre>
	layer thicknesses, particular gate insulator materials or particular gate insulator		<pre>Characterized by type   of transistor; manufacturing   of transistor (EPO)</pre>
	implants (EPO)	E21.655	Transistor in U- or V- shaped trench in substrate (EPO)
		E21.656	

	Making bit line (EPO)Making bit line contact (EPO)	E21.68	Electrically programmable (EPROM), i.e., floating gate memory
	Making word line (EPO)	E21.681	structures (EPO)With conductive layer as control gate (EPO)
E21.661	fabrication of periphery and memory cells (EPO)Static random access	E21.682	
E21.662	memory structures (SRAM) (EPO)Read-only memory structures (ROM), i.e., nonvolatile memory structures	E21.683	
E21 663	(EPO)Ferroelectric	E21.684	of peripheral FET (EPO)
П21.003	nonvolatile memory structures (EPO)	E21.685	
E21.664	With ferroelectric capacitor (EPO)	E21.686	Intergate dielectric layer used for
E21.665	Magnetic nonvolatile memory structures, e.g., MRAM	E21.687	peripheral FET (EPO)Floating gate
	(EPO) PROM (EPO)		layer used for peripheral FET (EPO)
	ROM only (EPO)With source and drain	E21.688	dielectric layer used for
F01 660	on same level, e.g., lateral channel (EPO)	E21.689	peripheral FET (EPO)Including different types of peripheral FETs (EPO)
	Source or drain contact programmed (EPO)Gate contact	E21.69	
	programmed (EPO)Doping programmed,	E21.691	select transistor (EPO)Simultaneous
	e.g., mask ROM (EPO)Entire channel		fabrication of periphery and memory cells (EPO)
E21.673	doping programmed (EPO)Source or drain	E21.692	on different levels, e.g.,
E21.674	<pre>doping programmed (EPO)Gate programmed,</pre>	E21.693	sloping channel (EPO)For vertical channel
	e.g., different gate material or no gate (EPO)	E21.694	(EPO)With doped region as
	<pre>programmed, e.g., different thickness (EPO)</pre>	E21.695	control gate (EPO)Combination of bipolar and field-effect technologies
E21.676	<pre>With source and drain   on different levels, e.g.,   vertical channel (EPO)</pre>	E21.696	(EPO)Bipolar and MOS technologies (EPO)
E21.677		E21.697	Substrate is Group III-V semiconductor (EPO)
E21.678		E21.698	Substrate is Group II-VI semiconductor (EPO)
E21.679	memory cells (EPO)Charge trapping insulator nonvolatile memory structures (EPO)	E21.699	Substrate is semiconductor other than diamond, SiC, Si, Group III-V compound, or Group II-VI compound (EPO)

#### 257 - 64 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)

E21.7	Substrate is nonsemiconductor body, e.g., insulating body (EPO)	913	WITH MEANS TO ABSORB OR LOCALIZE UNWANTED IMPURITIES OR DEFECTS FROM SEMICONDUCTORS (E.G.,
	Substrate is sapphire, e.g., silicon on sapphire structure (SOS) (EPO)	914	HEAVY METAL GETTERING) POLYSILICON CONTAINING OXYGEN, NITROGEN, OR CARBON (E.G.,
E21.702	<pre>To produce devices, each   consisting of single circuit   element (EPO)</pre>	915	SIPOS) WITH TITANIUM NITRIDE PORTION OR REGION
	Substrate is semiconductor body (EPO)	916	NARROW BAND GAP SEMICONDUCTOR MATERIAL (<<1EV)
E21.704	<pre>Substrate is nonsemiconductor body, e.g., insulating body (EPO)</pre>	917	PLURAL DOPANTS OF SAME CONDUCTIVITY TYPE IN SAME REGION
E21.705	Assembly of devices consisting of solid-state components formed in or on a common substrate; assembly of	918	LIGHT EMITTING REGENERATIVE SWITCHING DEVICE (E.G., LIGHT EMITTING SCR) ARRAYS, CIRCUITRY, ETC.
	integrated circuit devices (EPO)	919	ELEMENTS OF SIMILAR CONSTRUCTION CONNECTED IN SERIES OR PARALLEL TO AVERAGE OUT
CROSS-R	EFERENCE ART COLLECTIONS		MANUFACTURING VARIATIONS IN CHARACTERISTICS
900	MOSFET TYPE GATE SIDEWALL INSULATING SPACER	920	CONDUCTOR LAYERS ON DIFFERENT LEVELS CONNECTED IN PARALLEL
901 902	MOSFET SUBSTRATE BIAS FET WITH METAL SOURCE REGION	921	(E.G., TO REDUCE RESISTANCE) RADIATION HARDENED SEMICONDUCTOR
903	FET CONFIGURATION ADAPTED FOR USE AS STATIC MEMORY CELL	922	DEVICE WITH MEANS TO PREVENT INSPECTION
904	.WITH PASSIVE COMPONENTS, (e.g., POLYSILICON RESISTORS)		OF OR TAMPERING WITH AN INTEGRATED CIRCUIT (E.G., "SMART CARD", ANTI-TAMPER)
905 906	PLURAL DRAM CELLS SHARE COMMON CONTACT OR COMMON TRENCH DRAM WITH CAPACITOR ELECTRODES	923	WITH MEANS TO OPTIMIZE ELECTRICAL CONDUCTOR CURRENT CARRYING
	USED FOR ACCESSING (E.G., BIT LINE IS CAPACITOR PLATE)	924	CAPACITY (E.G., PARTICULAR CONDUCTOR ASPECT RATIO) WITH PASSIVE DEVICE (E.G.,
907	FOLDED BIT LINE DRAM CONFIGURATION	924	CAPACITOR), OR BATTERY, AS INTEGRAL PART OF HOUSING OR
908	DRAM CONFIGURATION WITH TRANSISTORS AND CAPACITORS OF PAIRS OF CELLS ALONG A	925	HOUSING ELEMENT (E.G., CAP) BRIDGE RECTIFIER MODULE
	STRAIGHT LINE BETWEEN ADJACENT BIT LINES	926	THROUGH ANOTHER ELONGATED LEAD
909	MACROCELL ARRAYS (E.G., GATE ARRAYS WITH VARIABLE SIZE OR CONFIGURATION OF CELLS)	927	DIFFERENT DOPING LEVELS IN DIFFERENT PARTS OF PN JUNCTION TO PRODUCE SHAPED DEPLETION LAYER
910 911	DIODE ARRAYS (E.G., DIODE READ- ONLY MEMORY ARRAY) LIGHT SENSITIVE ARRAY ADAPTED TO	928	WITH SHORTED PN OR SCHOTTKY JUNCTION OTHER THAN EMITTER
	BE SCANNED BY ELECTRON BEAM (E.G., VIDICON DEVICE)		JUNCTION
912	CHARGE TRANSFER DEVICE USING BOTH ELECTRON AND HOLE SIGNAL CARRIERS		

929 PN JUNCTION ISOLATED INTEGRATED
CIRCUIT WITH ISOLATION WALLS
HAVING MINIMUM DOPANT
CONCENTRATION AT INTERMEDIATE
DEPTH IN EPITAXIAL LAYER
(E.G., DIFFUSED FROM BOTH
SURFACES OF EPITAXIAL LAYER)

930 THERMOELECTRIC (E.G., PELTIER
EFFECT) COOLING

#### FOREIGN ART COLLECTIONS

FOR 000 CLASS-RELATED FOREIGN DOCUMENTS

257 - 66 CLASS 257 ACTIVE SOLID-STATE DEVICES (E.G., TRANSISTORS, SOLID-STATE DIODES)