| 1 | HAVING BIOMATERIAL COMPONENT OR | 30 | Liquid crystal component |
|----|-----------------------------------|-----|---------------------------------|
| _ | INTEGRATED WITH LIVING | 31 | Optical waveguide structure |
| | ORGANISM | 32 | Optical grating structure |
| 2 | HAVING SUPERCONDUCTIVE COMPONENT | 33 | .Substrate dicing |
| 3 | HAVING MAGNETIC OR FERROELECTRIC | 34 | .Making emissive array |
| J | COMPONENT | 35 | Multiple wavelength emissive |
| 4 | REPAIR OR RESTORATION | 36 | .Ordered or disordered |
| 5 | INCLUDING CONTROL RESPONSIVE TO | 37 | .Graded composition |
| J | SENSED CONDITION | 38 | .Passivating of surface |
| 6 | .Interconnecting plural devices | 39 | .Mesa formation |
| O | on semiconductor substrate | 40 | Tapered etching |
| 7 | Optical characteristic sensed | 41 | With epitaxial deposition of |
| 8 | Chemical etching | | semiconductor adjacent mesa |
| 9 | 3 | 42 | .Groove formation |
| | Plasma etching | 43 | Tapered etching |
| 10 | .Electrical characteristic sensed | 44 | With epitaxial deposition of |
| 11 | Utilizing integral test element | 44 | |
| 12 | And removal of defect | 4 E | semiconductor in groove |
| 13 | Altering electrical property by | 45 | .Dopant introduction into |
| | material removal | 1.0 | semiconductor region |
| 14 | WITH MEASURING OR TESTING | 46 | .Compound semiconductor |
| 15 | .Packaging (e.g., with mounting, | 47 | Heterojunction |
| | encapsulating, etc.) or | 48 | MAKING DEVICE OR CIRCUIT |
| | treatment of packaged | | RESPONSIVE TO NONELECTRICAL |
| | semiconductor | 4.0 | SIGNAL |
| 16 | .Optical characteristic sensed | 49 | .Chemically responsive |
| 17 | .Electrical characteristic sensed | 50 | .Physical stress responsive |
| 18 | Utilizing integral test element | 51 | Packaging (e.g., with mounting, |
| 19 | HAVING INTEGRAL POWER SOURCE | | encapsulating, etc.) or |
| | (E.G., BATTERY, ETC.) | | treatment of packaged |
| 20 | ELECTRON EMITTER MANUFACTURE | | semiconductor |
| 21 | MANUFACTURE OF ELECTRICAL DEVICE | 52 | Having cantilever element |
| | CONTROLLED PRINTHEAD | 53 | Having diaphragm element |
| 22 | MAKING DEVICE OR CIRCUIT EMISSIVE | 54 | .Thermally responsive |
| | OF NONELECTRICAL SIGNAL | 55 | Packaging (e.g., with mounting, |
| 23 | .Having diverse electrical device | | encapsulating, etc.) or |
| 24 | Including device responsive to | | treatment of packaged |
| | nonelectrical signal | | semiconductor |
| 25 | Packaging (e.g., with | 56 | .Responsive to corpuscular |
| | mounting, encapsulating, etc.) | | radiation (e.g., nuclear |
| | or treatment of packaged | | particle detector, etc.) |
| | semiconductor | 57 | .Responsive to electromagnetic |
| 26 | .Packaging (e.g., with mounting, | | radiation |
| | encapsulating, etc.) or | 58 | Gettering of substrate |
| | treatment of packaged | 59 | Having diverse electrical |
| | semiconductor | | device |
| 27 | Having additional optical | 60 | Charge transfer device (e.g., |
| | element (e.g., optical fiber, | | CCD, etc.) |
| | etc.) | 61 | Continuous processing |
| 28 | Plural emissive devices | 62 | Using running length substrate |
| 29 | .Including integrally formed | 63 | Particulate semiconductor |
| | optical element (e.g., | | component |
| | reflective layer, luminescent | | - |
| | material, contoured surface, | | |
| | etc.) | | |

| 64 | <pre>Packaging (e.g., with mounting, encapsulating, etc.) or</pre> | 88 | Direct application of electric current |
|----------------------------------|---|--|---|
| | treatment of packaged semiconductor | 89 | Fusion or solidification of semiconductor region |
| 65 | Having additional optical element (e.g., optical fiber, | 90 | Including storage of electrical charge in substrate |
| | etc.) | 91 | Avalanche diode |
| 66 | Plural responsive devices | 92 | Schottky barrier junction |
| | (e.g., array, etc.) | 93 | Compound semiconductor |
| 67 | Assembly of plural | 94 | Heterojunction |
| 07 | semiconductor substrates | _ | 3 |
| 68 | Substrate dicing | 95 | Chalcogen (i.e., oxygen (0), |
| | 3 | | sulfur (S), selenium (Se), |
| 69 | Including integrally formed | | tellurium (Te)) containing |
| | optical element (e.g., | 96 | Amorphous semiconductor |
| | reflective layer, luminescent | 97 | Polycrystalline semiconductor |
| | layer, etc.) | 98 | Contact formation (i.e., |
| 70 | Color filter | | metallization) |
| 71 | Specific surface topography | 99 | HAVING ORGANIC SEMICONDUCTIVE |
| | <pre>(e.g., textured surface, etc.)</pre> | | COMPONENT |
| 72 | Having reflective or | 100 | MAKING POINT CONTACT DEVICE |
| | antireflective component | 101 | .Direct application of electrical |
| 73 | Making electromagnetic | | current |
| | responsive array | 102 | HAVING SELENIUM OR TELLURIUM |
| 74 | Vertically arranged (e.g., | 102 | ELEMENTAL SEMICONDUCTOR |
| | tandem, stacked, etc.) | | COMPONENT |
| 75 | Charge transfer device (e.g., | 103 | .Direct application of electrical |
| | CCD, etc.) | 103 | |
| 76 | Majority signal carrier | 104 | current |
| 7 0 | majority signar carrier | 104 | HAVING METAL OXIDE OR COPPER |
| | (o a buried or bulk abannol | | |
| | (e.g., buried or bulk channel, | | SULFIDE COMPOUND SEMICONDUCTOR |
| 77 | peristaltic, etc.) | | COMPONENT |
| 77 | <pre>peristaltic, etc.)Compound semiconductor</pre> | 105 | COMPONENT HAVING DIAMOND SEMICONDUCTOR |
| 77 78 | <pre>peristaltic, etc.)Compound semiconductorHaving structure to improve</pre> | 105 | COMPONENT |
| | <pre>peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure</pre> | 105 106 | COMPONENT HAVING DIAMOND SEMICONDUCTOR |
| 78 | <pre>peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)</pre> | | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT |
| | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression | | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, |
| 78 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming | | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR |
| 78 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.) | | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED |
| 78 79 80 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming | 106 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR |
| 78 79 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.) | 106 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural |
| 78 79 80 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected array | 106 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each |
| 78 79 80 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction | 106 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assembly |
| 78 79 80 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved | 106 107 108 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical device |
| 78 79 80 81 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.) | 106 107 108 109 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) |
| 78 79 80 81 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor component | 106 107 108 109 110 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devices |
| 78 79 80 81 82 83 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contact | 106 107 108 109 110 111 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devicesUsing strip lead frame |
| 78 79 80 81 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium | 106 107 108 109 110 111 112 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulating |
| 78 79 80 81 82 83 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor | 106 107 108 109 110 111 112 113 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicing |
| 78 79 80 81 82 83 84 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor component | 106 107 108 109 110 111 112 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect |
| 78 79 80 81 82 83 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper | 106 107 108 109 110 111 112 113 114 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing |
| 78 79 80 81 82 83 84 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound | 106 107 108 109 110 111 112 113 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing .Including contaminant removal or |
| 78 79 80 81 82 83 84 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound semiconductive component | 106 107 108 109 110 111 112 113 114 115 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing .Including contaminant removal or mitigation |
| 78 79 80 81 82 83 84 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound semiconductive componentAnd cadmium sulfide compound | 106 107 108 109 110 111 112 113 114 115 116 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing .Including contaminant removal or mitigation .Having light transmissive window |
| 78 79 80 81 82 83 84 85 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound semiconductive componentAnd cadmium sulfide compound semiconductive component | 106 107 108 109 110 111 112 113 114 115 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing .Including contaminant removal or mitigation .Having light transmissive window .Incorporating resilient |
| 78 79 80 81 82 83 84 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound semiconductive componentAnd cadmium sulfide compound | 106 107 108 109 110 111 112 113 114 115 116 117 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing .Including contaminant removal or mitigation .Having light transmissive window .Incorporating resilient component (e.g., spring, etc.) |
| 78 79 80 81 82 83 84 85 | peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound semiconductive componentAnd cadmium sulfide compound semiconductive component | 106 107 108 109 110 111 112 113 114 115 116 | COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing .Including contaminant removal or mitigation .Having light transmissive window .Incorporating resilient |

| 119 | <pre>Electrically conductive adhesive</pre> | 146 | <pre>Majority signal carrier (e.g., buried or bulk channel,</pre> |
|-------|--|-----|---|
| 120 | .With vibration step | | peristaltic, etc.) |
| 121 | .Metallic housing or support | 147 | Changing width or direction of |
| 122 | Possessing thermal dissipation structure (i.e., heat sink) | | <pre>channel (e.g., meandering channel, etc.)</pre> |
| 123 | Lead frame | 148 | Substantially incomplete signal |
| 124 | And encapsulating | 110 | charge transfer (e.g., bucket |
| 125 | | | brigade, etc.) |
| 126 | .Insulative housing or support | 149 | On insulating substrate or layer |
| 127 | And encapsulating .Encapsulating | 117 | (e.g., TFT, etc.) |
| 128 | MAKING DEVICE ARRAY AND | 150 | Specified crystallographic |
| 120 | SELECTIVELY INTERCONNECTING | | orientation |
| 129 | | 151 | Having insulated gate |
| | .With electrical circuit layout | 152 | Combined with electrical |
| 130 | Rendering selected devices | 152 | device not on insulating |
| 1 2 1 | operable or inoperable | | substrate or layer |
| 131 | .Using structure alterable to | 153 | Complementary field effect |
| | conductive state (i.e., | 133 | transistors |
| 132 | antifuse) | 154 | Complementary field effect |
| 132 | .Using structure alterable to nonconductive state (i.e., | 101 | transistors |
| | fuse) | 155 | And additional electrical |
| 133 | MAKING REGENERATIVE-TYPE | | device on insulating substrate |
| 133 | SWITCHING DEVICE (E.G., SCR, | | or layer |
| | IGBT, THYRISTOR, ETC.) | 156 | Vertical channel |
| 134 | .Bidirectional rectifier with | 157 | Plural gate electrodes (e.g., |
| 134 | control electrode (e.g., | | dual gate, etc.) |
| | triac, diac, etc.) | 158 | Inverted transistor structure |
| 135 | .Having field effect structure | 159 | Source-to-gate or drain-to- |
| 136 | Junction gate | | gate overlap |
| 137 | Vertical channel | 160 | Utilizing backside |
| 138 | Vertical channel | | irradiation |
| 139 | .Altering electrical | 161 | Including source or drain |
| 133 | characteristic | | electrode formation prior to |
| 140 | .Having structure increasing | | semiconductor layer formation |
| 140 | breakdown voltage (e.g., guard | | (i.e., staggered electrodes) |
| | ring, field plate, etc.) | 162 | Introduction of nondopant into |
| 141 | MAKING CONDUCTIVITY MODULATION | | semiconductor layer |
| T-T-T | DEVICE (E.G., UNIJUNCTION | 163 | Adjusting channel dimension |
| | TRANSISTOR, DOUBLE BASE DIODE, | | (e.g., providing lightly doped |
| | CONDUCTIVITY-MODULATED | | source or drain region, etc.) |
| | TRANSISTOR, ETC.) | 164 | Semiconductor islands formed |
| 142 | MAKING FIELD EFFECT DEVICE HAVING | | upon insulating substrate or |
| | PAIR OF ACTIVE REGIONS | | layer (e.g., mesa formation, |
| | SEPARATED BY GATE STRUCTURE BY | | etc.) |
| | FORMATION OR ALTERATION OF | 165 | Including differential |
| | SEMICONDUCTIVE ACTIVE REGIONS | | oxidation |
| 143 | .Gettering of semiconductor | 166 | Including recrystallization |
| | substrate | | step |
| 144 | .Charge transfer device (e.g., | 167 | .Having Schottky gate (e.g., |
| | CCD, etc.) | | MESFET, HEMT, etc.) |
| 145 | Having additional electrical | 168 | Specified crystallographic |
| | device | | orientation |
| | | 169 | Complementary Schottky gate |
| | | | field effect transistors |
| | | | |

| 170 | And bipolar device | 201 | Including insulated gate |
|-------|---|-------|---|
| 171 | And passive electrical device | | field effect transistor having |
| | (e.g., resistor, capacitor, | | gate surrounded by dielectric |
| | etc.) | | (i.e., floating gate) |
| 172 | Having heterojunction (e.g., | 202 | Including bipolar transistor |
| 4.50 | HEMT, MODFET, etc.) | 0.00 | (i.e., BiCMOS) |
| 173 | Vertical channel | 203 | Complementary bipolar |
| 174 | Doping of semiconductive | 0.0.4 | transistors |
| | channel region beneath gate | 204 | Lateral bipolar transistor |
| | (e.g., threshold voltage | 205 | Plural bipolar transistors |
| 100 | adjustment, etc.) | | of differing electrical |
| 175 | Buried channel | 206 | characteristics |
| 176 | Plural gate electrodes (e.g., | 206 | Vertical channel insulated gate field effect transistor |
| 177 | dual gate, etc.) | 207 | Including isolation |
| | Closed or loop gate | 207 | structure |
| 178 | Elemental semiconductor | 208 | |
| 179 | Asymmetric | 200 | Isolation by PN junction |
| 180 | Self-aligned | 209 | onlyIncluding additional vertical |
| 181 | Doping of semiconductive | 209 | 3 |
| 100 | region | | channel insulated gate field effect transistor |
| 182 | T-gate | 210 | |
| 183 | Dummy gate | 210 | <pre>Including passive device (e.g., resistor, capacitor,</pre> |
| 184 | Utilizing gate sidewall | | etc.) |
| 4.0.5 | structure | 211 | Having gate surrounded by |
| 185 | Multiple doping steps | 211 | dielectric (i.e., floating |
| 186 | .Having junction gate (e.g., | | gate) |
| 4.00 | JFET, SIT, etc.) | 212 | Vertical channel |
| 187 | Specified crystallographic | 213 | Common active region |
| 100 | orientation | 214 | Having underpass or crossunder |
| 188 | Complementary junction gate | 215 | Having fuse or integral short |
| 1.00 | field effect transistors | 216 | Gate insulator structure |
| 189 | And bipolar transistor | 210 | constructed of diverse |
| 190 | And passive device (e.g., | | dielectrics (e.g., MNOS, etc.) |
| 1.01 | resistor, capacitor, etc.) | | or of nonsilicon compound |
| 191 | Having heterojunction | 217 | Doping of semiconductor |
| 192 | Vertical channel | | channel region beneath gate |
| 193 | Multiple parallel current | | insulator (e.g., threshold |
| 104 | paths (e.g., grid gate, etc.) | | voltage adjustment, etc.) |
| 194 | Doping of semiconductive | 218 | Including isolation structure |
| | channel region beneath gate | 219 | Total dielectric isolation |
| | <pre>(e.g., threshold voltage adjustment, etc.)</pre> | 220 | Isolation by PN junction only |
| 195 | Plural gate electrodes | 221 | Dielectric isolation formed |
| 196 | Including isolation structure | | by grooving and refilling with |
| 197 | | | dielectric material |
| 197 | IGFET, MISFET, MOSFET, etc.) | 222 | With epitaxial semiconductor |
| 198 | Specified crystallographic | | layer formation |
| 190 | orientation | 223 | Having well structure of |
| 199 | | | opposite conductivity type |
| エンジ | Complementary insulated gate field effect transistors | 224 | Plural wells |
| | (i.e., CMOS) | 225 | Recessed oxide formed by |
| 200 | And additional electrical | | localized oxidation (i.e., |
| 200 | device | | LOCOS) |
| | | 226 | With epitaxial semiconductor |
| | | | layer formation |
| | | | |

| 227 | Having well structure of opposite conductivity type | 257 | Having additional gate electrode surrounded by |
|------|---|-------|---|
| 228 | Plural wells | | dielectric (i.e., floating |
| 229 | | | gate) |
| _ | Self-aligned | 250 | |
| 230 | Utilizing gate sidewall structure | 258 | Including additional field effect transistor (e.g., sense |
| 231 | Plural doping steps | | or access transistor, etc.) |
| 232 | Plural doping steps | 259 | Including forming gate |
| 233 | And contact formation | | electrode in trench or recess |
| | | | in substrate |
| 234 | <pre>Including bipolar transistor (i.e., BiMOS)</pre> | 260 | Textured surface of gate |
| 235 | Heterojunction bipolar transistor | 261 | <pre>insulator or gate electrodeMultiple interelectrode</pre> |
| 236 | | | dielectrics or nonsilicon |
| | Lateral bipolar transistor | | compound gate insulator |
| 237 | Including diode | 262 | |
| 238 | Including passive device (e.g., | 262 | Including elongated source or |
| | resistor, capacitor, etc.) | | drain region disposed under |
| 239 | Capacitor | | thick oxide regions (e.g., |
| | - | | buried or diffused bitline, |
| 240 | Having high dielectric | | etc.) |
| | constant insulator (e.g., | 263 | Tunneling insulator |
| | Ta205, etc.) | | 5 |
| 241 | And additional field effect | 264 | Tunneling insulator |
| | transistor (e.g., sense or | 265 | Oxidizing sidewall of gate |
| | access transistor, etc.) | | electrode |
| 242 | | 266 | Having additional, nonmemory |
| 242 | Including transistor formed | | control electrode or channel |
| | on trench sidewalls | | portion (e.g., for accessing |
| 243 | Trench capacitor | | |
| 244 | Utilizing stacked capacitor | | field effect transistor |
| | structure (e.g., stacked | | structure, etc.) |
| | trench, buried stacked | 267 | Including forming gate |
| | capacitor, etc.) | | electrode as conductive |
| 0.45 | | | sidewall spacer to another |
| 245 | With epitaxial layer formed | | electrode |
| | over the trench | 268 | Vertical channel |
| 246 | Including doping of trench | | |
| | surfaces | 269 | Utilizing epitaxial |
| 247 | Multiple doping steps | | semiconductor layer grown |
| 248 | Including isolation means | | through an opening in an |
| 240 | <u> </u> | | insulating layer |
| | formed in trench | 270 | Gate electrode in trench or |
| 249 | \ldots Doping by outdiffusion from | | recess in semiconductor |
| | a dopant source layer (e.g., | | substrate |
| | doped oxide, etc.) | 271 | |
| 250 | Planar capacitor | 271 | V-gate |
| 251 | Including doping of | 272 | Totally embedded in |
| 231 | | | semiconductive layers |
| | semiconductive region | 273 | Having integral short of |
| 252 | Multiple doping steps | | source and base regions |
| 253 | Stacked capacitor | 274 | Short formed in recess in |
| 254 | Including selectively | 2/4 | |
| | removing material to undercut | 0.5.5 | substrate |
| | and expose storage node layer | 275 | Making plural insulated gate |
| 255 | | | field effect transistors of |
| 255 | Including texturizing | | differing electrical |
| | storage node layer | | characteristics |
| 256 | Contacts formed by selective | 276 | Introducing a dopant into the |
| | growth or deposition | - | channel region of selected |
| | | | transistors |
| | | | CLUITGIBCOLD |

| 277 | Including forming overlapping | 302 | Oblique implantation |
|-----|--|-----|----------------------------------|
| | gate electrodes | 303 | Utilizing gate sidewall |
| 278 | After formation of source or | | structure |
| | drain regions and gate electrode (e.g., late | 304 | Conductive sidewall component |
| | programming, encoding, etc.) | 305 | Plural doping steps |
| 279 | Making plural insulated gate | 306 | Plural doping steps |
| | field effect transistors | 307 | Using same conductivity-type |
| | having common active region | 307 | dopant |
| 280 | Having underpass or crossunder | 308 | Radiation or energy treatment |
| 281 | Having fuse or integral short | | modifying properties of |
| 282 | Buried channel | | semiconductor regions of |
| 283 | Plural gate electrodes (e.g., | | substrate (e.g., thermal, |
| | dual gate, etc.) | | corpuscular, electromagnetic, |
| 284 | Closed or loop gate | | etc.) |
| 285 | Utilizing compound | 309 | FORMING BIPOLAR TRANSISTOR BY |
| | semiconductor | | FORMATION OR ALTERATION OF |
| 286 | Asymmetric | | SEMICONDUCTIVE ACTIVE REGIONS |
| 287 | Gate insulator structure | 310 | .Gettering of semiconductor |
| 207 | constructed of diverse | | substrate |
| | dielectrics (e.g., MNOS, etc.) | 311 | On insulating substrate or layer |
| | or of nonsilicon compound | 311 | (i.e., SOI type) |
| 288 | Having step of storing | 312 | .Having heterojunction |
| 200 | | 313 | Complementary bipolar |
| | electrical charge in gate dielectric | 313 | 1 1 |
| 200 | | 214 | transistors |
| 289 | Doping of semiconductive | 314 | And additional electrical |
| | channel region beneath gate | | device |
| | insulator (e.g., adjusting | 315 | Forming inverted transistor |
| | threshold voltage, etc.) | | structure |
| 290 | After formation of source or | 316 | Forming lateral transistor |
| | drain regions and gate | | structure |
| | electrode | 317 | Wide bandgap emitter |
| 291 | Using channel conductivity | 318 | Including isolation structure |
| | dopant of opposite type as | 319 | Air isolation (e.g., mesa, |
| | that of source and drain | | etc.) |
| 292 | Direct application of | 320 | Self-aligned |
| | electrical current | 321 | Utilizing dummy emitter |
| 293 | Fusion or solidification of | 322 | .Complementary bipolar |
| | semiconductor region | | transistors |
| 294 | Including isolation structure | 323 | Having common active region |
| 295 | Total dielectric isolation | 323 | (i.e., integrated injection |
| 296 | Dielectric isolation formed by | | logic (I2L), etc.) |
| | grooving and refilling with | 324 | Including additional |
| | dielectric material | 324 | electrical device |
| 297 | Recessed oxide formed by | 205 | |
| 25, | localized oxidation (i.e., | 325 | Having lateral bipolar |
| | LOCOS) | 206 | transistor |
| 298 | Doping region beneath | 326 | Including additional electrical |
| 290 | | | device |
| | recessed oxide (e.g., to form | 327 | Having lateral bipolar |
| 000 | chanstop, etc.) | | transistor |
| 299 | Self-aligned | 328 | .Including diode |
| 300 | Having elevated source or | 329 | .Including passive device (e.g., |
| | drain (e.g., epitaxially | | resistor, capacitor, etc.) |
| | formed source or drain, etc.) | 330 | Resistor |
| 301 | Source or drain doping | | |

| 331 | Having same doping as emitter | 361 | Including deposition of |
|------|---|-----|--|
| 220 | or collector | | polysilicon or noninsulative |
| 332 | Lightly doped junction | 362 | material into groove |
| 333 | isolated resistor | 302 | <pre>Recessed oxide by localized oxidation (i.e., LOCOS)</pre> |
| | .Having fuse or integral short | 262 | |
| 334 | .Forming inverted transistor structure | 363 | With epitaxial semiconductor layer formation |
| 335 | .Forming lateral transistor | 364 | .Self-aligned |
| | structure | 365 | Forming active region from |
| 336 | Combined with vertical bipolar transistor | | adjacent doped polycrystalline or amorphous semiconductor |
| 337 | Active region formed along | 366 | Having sidewall |
| 337 | 5 | 367 | Including conductive |
| | groove or exposed edge in semiconductor | 307 | component |
| 338 | Having multiple emitter or | 368 | Simultaneously outdiffusing |
| 333 | collector structure | | plural dopants from |
| 339 | Self-aligned | | polysilicon or amorphous |
| 340 | .Making plural bipolar | | semiconductor |
| 340 | transistors of differing | 369 | Dopant implantation or |
| | electrical characteristics | 303 | diffusion |
| 2.41 | | 370 | Forming buried region (e.g., |
| 341 | .Using epitaxial lateral | 370 | implanting through insulating |
| 2.40 | overgrowth | | |
| 342 | .Having multiple emitter or | 271 | layer, etc.) |
| | collector structure | 371 | Simultaneous introduction of |
| 343 | .Mesa or stacked emitter | 250 | plural dopants |
| 344 | .Washed emitter | 372 | Plural doping steps |
| 345 | .Walled emitter | 373 | \ldots Multiple ion implantation |
| 346 | .Emitter dip prevention or | | steps |
| | utilization | 374 | Using same conductivity- |
| 347 | .Permeable or metal base | | type dopant |
| 348 | .Sidewall base contact | 375 | Forming partially |
| 349 | .Pedestal base | | overlapping regions |
| 350 | .Forming base region of specified | 376 | Single dopant forming |
| | dopant concentration profile | | regions of different depth or |
| | (e.g., inactive base region | | concentrations |
| | more heavily doped than active | 377 | Through same mask opening |
| | base region, etc.) | 378 | .Radiation or energy treatment |
| 351 | .Direct application of electrical | | modifying properties of |
| | current | | semiconductor regions of |
| 352 | .Fusion or solidification of | | substrate (e.g., thermal, |
| | semiconductor region | | corpuscular, electromagnetic, |
| 353 | .Including isolation structure | 250 | etc.) |
| 354 | Having semi-insulative region | 379 | VOLTAGE VARIABLE CAPACITANCE |
| 355 | Total dielectrical isolation | | DEVICE MANUFACTURE (E.G., |
| 356 | Isolation by PN junction only | | VARACTOR, ETC.) |
| 357 | Including epitaxial | 380 | AVALANCHE DIODE MANUFACTURE |
| | semiconductor layer formation | | (E.G., IMPATT, TRAPPAT, ETC.) |
| 358 | Up diffusion of dopant from | 381 | MAKING PASSIVE DEVICE (E.G., |
| - | substrate into epitaxial layer | | RESISTOR, CAPACITOR, ETC.) |
| 359 | Dielectric isolation formed by | 382 | .Resistor |
| 555 | grooving and refilling with | 383 | Lightly doped junction isolated |
| | dielectrical material | | resistor |
| 360 | With epitaxial semiconductor | 384 | Deposited thin film resistor |
| 300 | formation in groove | 385 | Altering resistivity of |
| | 10111101011 111 910000 | | conductor |
| | | | |

| 386 | Monah annaite | 415 | Mhormoni gration |
|---|---|--|--|
| 387 | .Trench capacitor | 416 | Thermomigration |
| 307 | Having stacked capacitor | 410 | With epitaxial semiconductor |
| | structure (e.g., stacked | 445 | formation |
| | trench, buried stacked | 417 | And simultaneous |
| 200 | capacitor, etc.) | 410 | polycrystalline growth |
| 388 | With epitaxial layer formed | 418 | Dopant addition |
| 2.00 | over the trench | 419 | Plural doping steps |
| 389 | Including doping of trench | 420 | Plural doping steps |
| | surfaces | 421 | .Having air-gap dielectric (e.g., |
| 390 | Multiple doping steps | | groove, etc.) |
| 391 | Including isolation means | 422 | Enclosed cavity |
| | formed in trench | 423 | .Implanting to form insulator |
| 392 | Doping by outdiffusion from a | 424 | .Grooved and refilled with |
| | dopant source layer (e.g., | | deposited dielectric material |
| | doped oxide) | 425 | Combined with formation of |
| 393 | .Planar capacitor | | recessed oxide by localized |
| 394 | Including doping of | | oxidation |
| | semiconductive region | 426 | Recessed oxide laterally |
| 395 | Multiple doping steps | | extending from groove |
| 396 | .Stacked capacitor | 427 | Refilling multiple grooves of |
| 397 | Including selectively removing | | different widths or depths |
| | material to undercut and | 428 | Reflow of insulator |
| | expose storage node layer | 429 | And epitaxial semiconductor |
| 398 | Including texturizing storage | | formation in groove |
| | node layer | 430 | And deposition of polysilicon |
| 399 | Having contacts formed by | | or noninsulative material into |
| | selective growth or deposition | | groove |
| 100 | | | 3 |
| 400 | FORMATION OF ELECTRICALLY | 431 | Oxidation of deposited |
| 400 | FORMATION OF ELECTRICALLY ISOLATED LATERAL | 431 | Oxidation of deposited material |
| 400 | | 431 432 | |
| 400 | ISOLATED LATERAL | | materialNonoxidized portions |
| | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE | | material |
| | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration | | <pre>materialNonoxidized portions remaining in groove after oxidation</pre> |
| 401 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) | 432 | <pre>materialNonoxidized portions remaining in groove after oxidationDopant addition</pre> |
| 401 402 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate | 432 433 434 | <pre>materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in groove</pre> |
| 401 402 403 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component | 432 | <pre>materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in</pre> |
| 401 402 403 404 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolation | 432 433 434 435 | <pre>materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in groove</pre> |
| 401 402 403 404 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regions | 432 433 434 435 436 | <pre>materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulator</pre> |
| 401 402 403 404 405 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural | 432 433 434 435 436 437 | <pre>materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formation</pre> |
| 401 402 403 404 405 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substrates | 432 433 434 435 436 437 438 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulator |
| 401 402 403 404 405 406 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantation | 432 433 434 435 436 437 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized |
| 401 402 403 404 405 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment | 432 433 434 435 436 437 438 439 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS) |
| 401 402 403 404 405 406 407 408 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment step | 432 433 434 435 436 437 438 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS)Including nondopant |
| 401 402 403 404 405 406 407 408 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment stepPorous semiconductor formation | 432 433 434 435 436 437 438 439 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantation |
| 401 402 403 404 405 406 407 408 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment stepPorous semiconductor formationEncroachment of separate | 432 433 434 435 436 437 438 439 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment |
| 401 402 403 404 405 406 407 408 409 410 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment stepPorous semiconductor formationEncroachment of separate locally oxidized regions | 432 433 434 435 436 437 438 439 440 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulator .Recessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment step |
| 401 402 403 404 405 406 407 408 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment stepPorous semiconductor formationEncroachment of separate locally oxidized regionsAir isolation (e.g., beam lead | 432 433 434 435 436 437 438 439 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment stepWith epitaxial semiconductor |
| 401 402 403 404 405 406 407 408 409 410 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE . Having substrate registration feature (e.g., alignment mark) . And gettering of substrate . Having semi-insulating component . Total dielectric isolation And separate partially isolated semiconductor regions Bonding of plural semiconductive substrates Nondopant implantation With electrolytic treatment step Porous semiconductor formation Encroachment of separate locally oxidized regions Air isolation (e.g., beam lead supported semiconductor | 432 433 434 435 436 437 438 439 440 441 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment stepWith epitaxial semiconductor layer formation |
| 401 402 403 404 405 406 407 408 409 410 411 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE . Having substrate registration feature (e.g., alignment mark) . And gettering of substrate . Having semi-insulating component . Total dielectric isolation And separate partially isolated semiconductor regions Bonding of plural semiconductive substrates Nondopant implantation With electrolytic treatment step Porous semiconductor formation Encroachment of separate locally oxidized regions Air isolation (e.g., beam lead supported semiconductor islands, etc.) | 432 433 434 435 436 437 438 439 440 441 442 443 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment stepWith epitaxial semiconductor layer formationEtchback of recessed oxide |
| 401 402 403 404 405 406 407 408 409 410 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment stepPorous semiconductor formationEncroachment of separate locally oxidized regionsAir isolation (e.g., beam lead supported semiconductor islands, etc.)Semiconductor islands formed | 432 433 434 435 436 437 438 439 440 441 442 443 444 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulator .Recessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment stepWith epitaxial semiconductor layer formationEtchback of recessed oxidePreliminary etching of groove |
| 401 402 403 404 405 406 407 408 409 410 411 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment stepPorous semiconductor formationEncroachment of separate locally oxidized regionsAir isolation (e.g., beam lead supported semiconductor islands, etc.)Semiconductor islands formed upon insulating substrate or | 432 433 434 435 436 437 438 439 440 441 442 443 444 445 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulator .Recessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment stepWith epitaxial semiconductor layer formationEtchback of recessed oxidePreliminary etching of grooveMasking of groove sidewall |
| 401 402 403 404 405 406 407 408 409 410 411 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment stepPorous semiconductor formationEncroachment of separate locally oxidized regionsAir isolation (e.g., beam lead supported semiconductor islands, etc.)Semiconductor islands formed upon insulating substrate or layer (e.g., mesa isolation, | 432 433 434 435 436 437 438 439 440 441 442 443 444 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulator .Recessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment stepWith epitaxial semiconductor layer formationEtchback of recessed oxidePreliminary etching of grooveMasking of groove sidewallPolysilicon containing |
| 401 402 403 404 405 406 407 408 409 410 411 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment stepPorous semiconductor formationEncroachment of separate locally oxidized regionsAir isolation (e.g., beam lead supported semiconductor islands, etc.)Semiconductor islands formed upon insulating substrate or layer (e.g., mesa isolation, etc.) | 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment stepWith epitaxial semiconductor layer formationEtchback of recessed oxidePreliminary etching of grooveMasking of groove sidewallPolysilicon containing sidewall |
| 401 402 403 404 405 406 407 408 409 410 411 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE . Having substrate registration feature (e.g., alignment mark) . And gettering of substrate . Having semi-insulating component . Total dielectric isolation . And separate partially isolated semiconductor regions Bonding of plural semiconductive substrates Nondopant implantation With electrolytic treatment step Porous semiconductor formation Encroachment of separate locally oxidized regions Air isolation (e.g., beam lead supported semiconductor islands, etc.) Semiconductor islands formed upon insulating substrate or layer (e.g., mesa isolation, etc.) With epitaxial semiconductor | 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment stepWith epitaxial semiconductor layer formationEtchback of recessed oxidePreliminary etching of grooveMasking of groove sidewallPolysilicon containing sidewallDopant addition |
| 401 402 403 404 405 406 407 408 409 410 411 | ISOLATED LATERAL SEMICONDUCTIVE STRUCTURE .Having substrate registration feature (e.g., alignment mark) .And gettering of substrate .Having semi-insulating component .Total dielectric isolationAnd separate partially isolated semiconductor regionsBonding of plural semiconductive substratesNondopant implantationWith electrolytic treatment stepPorous semiconductor formationEncroachment of separate locally oxidized regionsAir isolation (e.g., beam lead supported semiconductor islands, etc.)Semiconductor islands formed upon insulating substrate or layer (e.g., mesa isolation, etc.) | 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 | materialNonoxidized portions remaining in groove after oxidationDopant additionFrom doped insulator in grooveMultiple insulative layers in grooveReflow of insulatorConformal insulator formationReflow of insulatorRecessed oxide by localized oxidation (i.e., LOCOS)Including nondopant implantationWith electrolytic treatment stepWith epitaxial semiconductor layer formationEtchback of recessed oxidePreliminary etching of grooveMasking of groove sidewallPolysilicon containing sidewall |

| 449 | Dopant addition | 480 | Including implantation of ion |
|-------|-----------------------------------|------------|---|
| 450 | Implanting through recessed | | which reacts with |
| | oxide | | semiconductor substrate to |
| 451 | Plural doping steps | | form insulating layer |
| 452 | Plural oxidation steps to form | 481 | Utilizing epitaxial lateral |
| | recessed oxide | | overgrowth |
| 453 | And electrical conductor | 482 | .Amorphous semiconductor |
| | formation (i.e., | 483 | Compound semiconductor |
| | metallization) | 484 | Running length (e.g., sheet, |
| 454 | .Field plate electrode | | strip, etc.) |
| 455 | BONDING OF PLURAL SEMICONDUCTOR | 485 | Deposition utilizing plasma |
| | SUBSTRATES | | (e.g., glow discharge, etc.) |
| 456 | .Having enclosed cavity | 486 | And subsequent crystallization |
| 457 | .Warping of semiconductor | 487 | Utilizing wave energy (e.g., |
| | substrate | | laser, electron beam, etc.) |
| 458 | .Subsequent separation into | 488 | .Polycrystalline semiconductor |
| | plural bodies (e.g., | 489 | Simultaneous single crystal |
| | delaminating, dicing, etc.) | | formation |
| 459 | .Thinning of semiconductor | 490 | Running length (e.g., sheet, |
| | substrate | | strip, etc.) |
| 460 | SEMICONDUCTOR SUBSTRATE DICING | 491 | And subsequent doping of |
| 461 | .Beam lead formation | | polycrystalline semiconductor |
| 462 | .Having specified scribe region | 492 | .Fluid growth step with preceding |
| | structure (e.g., alignment | | and subsequent diverse |
| | mark, plural grooves, etc.) | | operation |
| 463 | .By electromagnetic irradiation | 493 | .Plural fluid growth steps with |
| | (e.g., electron, laser, etc.) | | intervening diverse operation |
| 464 | .With attachment to temporary | 494 | Differential etching |
| | support or carrier | 495 | Doping of semiconductor |
| 465 | .Having a perfecting coating | 496 | Coating of semiconductive |
| 466 | DIRECT APPLICATION OF ELECTRICAL | | substrate with |
| | CURRENT | | nonsemiconductive material |
| 467 | .To alter conductivity of fuse or | 497 | .Fluid growth from liquid |
| | antifuse element | | combined with preceding |
| 468 | .Electromigration | 400 | diverse operation |
| 469 | .Utilizing pulsed current | 498 | Differential etching |
| 470 | .Fusion of semiconductor region | 499 | Doping of semiconductor |
| 471 | GETTERING OF SUBSTRATE | 500 | .Fluid growth from liquid |
| 472 | .By vibrating or impacting | | combined with subsequent |
| 473 | .By implanting or irradiating | E 0.1 | diverse operation |
| 474 | Ionized radiation (e.g., | 501 | Doping of semiconductor |
| | corpuscular or plasma | 502 | Heat treatment |
| | treatment, etc.) | 503 | .Fluid growth from gaseous state |
| 475 | Hydrogen plasma (i.e., | | combined with preceding |
| 45.6 | hydrogenization) | 504 | diverse operation |
| 476 | .By layers which are coated, | | Differential etching |
| 477 | contacted, or diffused | 505 506 | Doping of semiconductorIon implantation |
| 477 | .By vapor phase surface reaction | | _ |
| 478 | FORMATION OF SEMICONDUCTIVE | 507 | .Fluid growth from gaseous state combined with subsequent |
| | ACTIVE REGION ON ANY SUBSTRATE | | diverse operation |
| | (E.G., FLUID GROWTH, | 508 | Doping of semiconductor |
| 479 | DEPOSITION) | 509 | Heat treatment |
| ± 1 J | .On insulating substrate or layer | 505 | ······································· |

| 510 | INTRODUCTION OF CONDUCTIVITY MODIFYING DOPANT INTO | 540 | Including plural controlled heating or cooling steps or |
|-------|--|------------|---|
| | SEMICONDUCTIVE MATERIAL | | nonuniform heating |
| 511 | Ordering or disordering | 541 | Including diffusion after |
| 512 | .Involving nuclear transmutation | 311 | fusing step |
| 312 | doping | 542 | .Diffusing a dopant |
| 513 | .Plasma (e.g., glow discharge, | 543 | To control carrier lifetime |
| 313 | etc.) | 313 | (i.e., deep level dopant) |
| 514 | .Ion implantation of dopant into | 544 | To solid-state solubility |
| 314 | semiconductor region | 511 | concentration |
| 515 | Ionized molecules | 545 | Forming partially overlapping |
| 516 | Including charge neutralization | 313 | regions |
| 517 | Of semiconductor layer on | 546 | Plural dopants in same region |
| 31, | insulating substrate or layer | 010 | (e.g., through same mask |
| 518 | Of compound semiconductor | | opening, etc.) |
| 519 | Including multiple | 547 | Simultaneously |
| 010 | implantation steps | 548 | Plural dopants simultaneously |
| 520 | Providing nondopant ion | | in plural regions |
| 020 | (e.g., proton, etc.) | 549 | Single dopant forming plural |
| 521 | Using same conductivity-type | | diverse regions (e.g., forming |
| | dopant | | regions of different |
| 522 | Including heat treatment | | concentrations or of different |
| 523 | And contact formation (i.e., | | depths, etc.) |
| | metallization) | 550 | Nonuniform heating |
| 524 | Into grooved semiconductor | 551 | Using multiple layered mask |
| | substrate region | 552 | Having plural predetermined |
| 525 | Using oblique beam | | openings in master mask |
| 526 | Forming buried region | 553 | Using metal mask |
| 527 | Including multiple implantation | 554 | Outwardly |
| | steps | 555 | Laterally under mask opening |
| 528 | Providing nondopant ion (e.g., | 556 | Edge diffusion by using edge |
| | proton, etc.) | | portion of structure other |
| 529 | Using same conductivity-type | | than masking layer to mask |
| | dopant | 557 | From melt |
| 530 | Including heat treatment | 558 | From solid dopant source in |
| 531 | Using shadow mask | | contact with semiconductor |
| 532 | Into polycrystalline region | | region |
| 533 | And contact formation (i.e., | 559 | Using capping layer over |
| | metallization) | | dopant source to prevent out- |
| 534 | Rectifying contact (i.e., | F.C.O. | diffusion of dopant |
| | Schottky contact) | 560 | Plural diffusion stages |
| 535 | .By application of corpuscular or | 561 | Dopant source within trench or |
| | electromagnetic radiation | F.C.0 | groove |
| | (e.g., electron, laser, etc.) | 562 | Organic source |
| 536 | Recoil implantation | 563 | Glassy source or doped oxide |
| 537 | .Fusing dopant with substrate | 564 | Polycrystalline semiconductor |
| | (i.e., alloy junction) | E C E | source |
| 538 | Using additional material to | 565 566 | From vapor phase |
| | improve wettability or flow | 566 567 | Plural diffusion stages |
| | characteristics (e.g., flux, | 567 | Solid source in operative |
| F 2 0 | etc.) | | relation with semiconductor region |
| 539 | Application of pressure to | 568 | regionIn capsule-type enclosure |
| | material during fusion | 569 | Into compound semiconductor |
| | | 309 | region |
| | | | T CA T O11 |

| 570 | PODMING COUCHDAY TINGHION (I P | 595 | Having sidewall structure |
|------------|---|-----|--------------------------------|
| 370 | FORMING SCHOTTKY JUNCTION (I.E., SEMICONDUCTOR-CONDUCTOR | 596 | Portion of sidewall structure |
| | RECTIFYING JUNCTION CONTACT) | 396 | is conductive |
| 571 | .Combined with formation of ohmic | 597 | .To form ohmic contact to |
| 371 | contact to semiconductor | 391 | semiconductive material |
| | region | 598 | |
| 572 | .Compound semiconductor | 396 | Selectively interconnecting |
| 572 | Multilayer electrode | | (e.g., customization, wafer |
| 573 574 | - | EOO | scale integration, etc.) |
| 574 | T-shaped electrode | 599 | With electrical circuit layout |
| 373 | Using platinum group metal | 600 | Using structure alterable to |
| | (i.e., platinum (Pt), palladium (Pd), rodium (Rh), | | conductive state (i.e., |
| | _ | C01 | antifuse) |
| | <pre>ruthenium (Ru), iridium (Ir), osmium (Os), or alloy thereof)</pre> | 601 | Using structure alterable to |
| 576 | Into grooved or recessed | | nonconductive state (i.e., |
| 376 | semiconductor region | 600 | fuse) |
| 577 | <u> </u> | 602 | To compound semiconductor |
| | Utilizing lift-off | 603 | II-VI compound semiconductor |
| 578 | Forming electrode of specified | 604 | III-V compound semiconductor |
| F.77.0 | shape (e.g., slanted, etc.) | 605 | Multilayer electrode |
| 579 | T-shaped electrode | 606 | Ga and As containing |
| 580 | .Using platinum group metal | | semiconductor |
| | (i.e., platinum (Pt), | 607 | With epitaxial conductor |
| | palladium (Pd), rhodium (Rh), | | formation |
| | ruthenium (Ru), iridium (Ir), | 608 | Oxidic conductor (e.g., indium |
| E 0.1 | osmium (Os), or alloy thereof) | | tin oxide, etc.) |
| 581 | Silicide | 609 | Transparent conductor |
| 582 | .Using refractory group metal | 610 | Conductive macromolecular |
| | (i.e., titanium (Ti), | | conductor (including metal |
| | zirconium (Zr), hafnium (Hf), | | powder filled composition) |
| | vanadium (V), niobium (Nb), | 611 | Beam lead formation |
| | tantalum (Ta), chromium (Cr), | 612 | Forming solder contact or |
| | molybdenum (Mo), tungsten (W), | | bonding pad |
| 583 | or alloy thereof)Silicide | 613 | Bump electrode |
| | | 614 | Plural conductive layers |
| 584 | COATING WITH ELECTRICALLY OR | 615 | Including fusion of conductor |
| EOE | THERMALLY CONDUCTIVE MATERIAL | 616 | By transcription from |
| 585 | Insulated gate formation | | auxiliary substrate |
| 586 | Combined with formation of | 617 | By wire bonding |
| | ohmic contact to semiconductor | 618 | Contacting multiple |
| F 0 7 | region | | semiconductive regions (i.e., |
| 587 | Forming array of gate | | interconnects) |
| F.0.0 | electrodes | 619 | Air bridge structure |
| 588 | Plural gate levels | 620 | Forming contacts of differing |
| 589 | Recessed into semiconductor | | depths into semiconductor |
| | substrate | | substrate |
| 590 | Compound semiconductor | 621 | Contacting diversely doped |
| 591 | Gate insulator structure | | semiconductive regions (e.g., |
| | constructed of plural layers | | p-type and n-type regions, |
| | or nonsilicon containing | | etc.) |
| F00 | compound | 622 | Multiple metal levels, |
| 592 | Possessing plural conductive | | separated by insulating layer |
| E00 | layers (e.g., polycide) | | (i.e., multiple level |
| 593 | Separated by insulator (i.e., | | metallization) |
| F O 4 | floating gate) | 623 | Including organic insulating |
| 594 | Tunnelling dielectric layer | | material between metal levels |
| | | | |

| 624 | Separating insulating layer | 650 | Having noble group metal |
|-------|---|-------|--------------------------------|
| | is laminate or composite of | | (i.e., silver (Ag), gold (Au), |
| | plural insulating materials | | platinum (Pt), palladium (Pd), |
| 625 | At least one metallization | | rhodium (Rh), ruthenium (Ru), |
| | level formed of diverse | | iridium (Ir), osmium (Os), or |
| | conductive layers | | alloy thereof) |
| 626 | Planarization | 651 | Silicide |
| 627 | At least one layer forms a | 652 | Plural layered electrode or |
| | diffusion barrier | | conductor |
| 628 | Having adhesion promoting | 653 | At least one layer forms a |
| | layer | | diffusion barrier |
| 629 | Diverse conductive layers | 654 | Having adhesion promoting |
| | limited to viahole/plug | | layer |
| 630 | Silicide formation | 655 | Silicide |
| 631 | Having planarization step | 656 | Having refractory group metal |
| 632 | Utilizing reflow | | (i.e., titanium (Ti), |
| 633 | Simultaneously by chemical | | zirconium (Zr), hafnium (Hf), |
| | and mechanical means | | vanadium (V), niobium (Nb), |
| 634 | Utilizing etch-stop layer | | tantalum (Ta), chromium (Cr), |
| 635 | Insulator formed by reaction | | molybdenum (Mo), tungsten (W), |
| | with conductor (e.g., | | or alloy thereof) |
| | oxidation, etc.) | 657 | Having electrically conductive |
| 636 | Including use of | | polysilicon component |
| | antireflective layer | 658 | Altering composition of |
| 637 | With formation of opening | | conductor |
| 00. | (i.e., viahole) in insulative | 659 | Implantation of ion into |
| | layer | | conductor |
| 638 | Having viaholes of diverse | 660 | Including heat treatment of |
| | width | | conductive layer |
| 639 | Having viahole with sidewall | 661 | Subsequent fusing conductive |
| | component | | layer |
| 640 | Having viahole of tapered | 662 | Utilizing laser |
| 010 | shape | 663 | Rapid thermal anneal |
| 641 | Selective deposition | 664 | Forming silicide |
| 642 | Diverse conductors | 665 | Utilizing textured surface |
| 643 | At least one layer forms a | 666 | Specified configuration of |
| 043 | diffusion barrier | | electrode or contact |
| 644 | Having adhesion promoting | 667 | Conductive feedthrough or |
| 044 | layer | | through-hole in substrate |
| 645 | Having planarization step | 668 | Specified aspect ratio of |
| 646 | Utilizing reflow | | conductor or viahole |
| 647 | Having electrically | 669 | And patterning of conductive |
| 047 | conductive polysilicon | | layer |
| | component | 670 | Utilizing lift-off |
| 648 | Having refractory group metal | 671 | Utilizing multilayered mask |
| 040 | | 672 | Plug formation (i.e., in |
| | (i.e., titanium (Ti), | 0 / 2 | viahole) |
| | zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), | 673 | Tapered etching |
| | tantalum (Ta), chromium (Cr), | 674 | Selective deposition of |
| | molybdenum (Mo), tungsten (W), | O , ± | conductive layer |
| | or alloy thereof) | 675 | Plug formation (i.e., in |
| 649 | Silicide | 013 | viahole) |
| J 1 J | | 676 | Utilizing electromagnetic or |
| | | 0 / 0 | ocrirand erectionagnetic Of |
| | | | wave energy |

| 677 | Pretreatment of surface to | 699 | Plural coating steps |
|-----|--|-------|----------------------------------|
| | enhance or retard deposition | 700 | Formation of groove or trench |
| 678 | Electroless deposition of | 701 | Tapered configuration |
| | conductive layer | 702 | Plural coating steps |
| 679 | Evaporative coating of | 703 | Plural coating steps |
| | conductive layer | 704 | .Having liquid and vapor etching |
| 680 | Utilizing chemical vapor | | steps |
| | deposition (i.e., CVD) | 705 | .Altering etchability of |
| 681 | Of organo-metallic precursor | | substrate region by |
| | (i.e., MOCVD) | | compositional or crystalline |
| 682 | Silicide | | modification |
| 683 | Of refractory group metal | 706 | .Vapor phase etching (i.e., dry |
| | (i.e., titanium (Ti), | | etching) |
| | zirconium (Zr), hafnium (Hf), | 707 | Utilizing electromagnetic or |
| | vanadium (V), niobium (Nb), | | wave energy |
| | tantalum (Ta), chromium (Cr), | 708 | Photo-induced etching |
| | molybdenum (Mo), tungsten (W), | 709 | Photo-induced plasma etching |
| | or alloy thereof) | 710 | By creating electric field |
| 684 | Electrically conductive | | (e.g., plasma, glow discharge, |
| | polysilicon | | etc.) |
| 685 | Refractory group metal (i.e., | 711 | Utilizing multiple gas |
| | titanium (Ti), zirconium (Zr), | | energizing means |
| | hafnium (Hf), vanadium (V), | 712 | Reactive ion beam etching |
| | niobium (Nb), tantalum (Ta), | | (i.e., RIBE) |
| | chromium (Cr), molybdenum | 713 | Forming tapered profile |
| | (\mathtt{Mo}) , tungsten (\mathtt{W}) , or alloy | | (e.g., tapered etching, etc.) |
| | thereof) | 714 | Including change in etch |
| 686 | Noble group metal (i.e., silver | | influencing parameter (e.g., |
| | (Ag), gold (Au), platinum | | energizing power, etchant |
| | (Pt), palladium (Pd), rhodium | | composition, temperature, |
| | (Rh), ruthenium (Ru), iridium | | etc.) |
| | (Ir), osmium (Os), or alloy | 715 | With substrate heating or |
| 60. | thereof) | | cooling |
| 687 | Copper of copper alloy | 716 | With substrate handling |
| | conductor | | (e.g., conveying, etc.) |
| 688 | Aluminum or aluminum alloy | 717 | Utilizing multilayered mask |
| | conductor | 718 | Compound semiconductor |
| 689 | CHEMICAL ETCHING | 719 | Silicon |
| 690 | .Combined with the removal of | 720 | Electrically conductive |
| | material by nonchemical means | | material (e.g., metal, |
| | (e.g., ablating, abrading, | | conductive oxide, etc.) |
| | etc.) | 721 | Silicide |
| 691 | Combined mechanical and | 722 | Metal oxide |
| | chemical material removal | 723 | Silicon oxide or glass |
| 692 | Simultaneous (e.g., chemical- | 724 | Silicon nitride |
| | mechanical polishing, etc.) | 725 | Organic material (e.g., |
| 693 | Utilizing particulate | 723 | resist, etc.) |
| | abradant | 726 | Having microwave gas |
| 694 | .Combined with coating step | , 20 | energizing |
| 695 | Simultaneous etching and | 727 | Producing energized gas |
| | coating | , 4 , | remotely located from |
| 696 | Coating of sidewall | | substrate |
| 697 | Planarization by etching and | 728 | Using magnet (e.g., |
| | coating | . = 0 | electron cyclotron resonance, |
| 698 | Utilizing reflow | | etc.) |
| | | | • |

| 729 | Using specified electrode/ | 754 | Electrically conductive |
|------------------|---------------------------------|------------|--|
| | susceptor configuration (e.g., | | material (e.g., metal, |
| | of multiple substrates using | | conductive oxide, etc.) |
| | barrel-type susceptor, planar | 755 | Silicide |
| | reactor configuration, etc.) | 756 | Silicon oxide |
| | to generate plasma | 757 | Silicon nitride |
| 730 | Producing energized gas | 758 | COATING OF SUBSTRATE CONTAINING |
| | remotely located from | | SEMICONDUCTOR REGION OR OF |
| | substrate | | SEMICONDUCTOR SUBSTRATE |
| 731 | Using intervening shield | 759 | .Combined with the removal of |
| | structure | | material by nonchemical means |
| 732 | Using magnet (e.g., electron | 760 | .Utilizing reflow (e.g., |
| | cyclotron resonance, etc.) | | planarization, etc.) |
| 733 | Using or orientation dependent | 761 | .Multiple layers |
| | etchant (i.e., anisotropic | 762 | At least one layer formed by |
| | etchant) | 702 | reaction with substrate |
| 734 | Sequential etching steps on a | 763 | Layers formed of diverse |
| | single layer | 703 | composition or by diverse |
| 735 | Differential etching of | | coating processes |
| | semiconductor substrate | 764 | .Formation of semi-insulative |
| 736 | Utilizing multilayered mask | 704 | polycrystalline silicon |
| 737 | Substrate possessing multiple | 765 | .By reaction with substrate |
| 737 | layers | 765 766 | 2 |
| 738 | Selectively etching substrate | 700 | Implantation of ion (e.g., to |
| 750 | possessing multiple layers of | | form ion amorphousized region |
| | differing etch characteristics | | prior to selective oxidation, |
| 739 | Lateral etching of | | reacting with substrate to form insulative region, etc.) |
| 133 | intermediate layer (i.e., | 767 | Compound semiconductor |
| | undercutting) | 707 | substrate |
| 740 | Utilizing etch stop layer | 768 | |
| 741 | PN junction functions as | | Reaction with conductive region |
| / 4 T | etch stop | 769 | Reaction with silicon |
| 742 | Electrically conductive | | semiconductive region (e.g., |
| 742 | material (e.g., metal, | 770 | oxynitride formation, etc.) |
| | conductive oxide, etc.) | _ | Oxidation |
| 743 | Silicon oxide or glass | 771 | Using electromagnetic or wave |
| 744 | Silicon oxide or grass | EE0 | energy |
| | | 772 | Microwave gas energizing |
| 745 | Liquid phase etching | 773 | In atmosphere containing |
| 746 | Utilizing electromagnetic or | | water vapor (i.e., wet |
| 7.47 | wave energy | | oxidation) |
| 747 | With relative movement between | 774 | In atmosphere containing |
| | substrate and confined pool of | | halogen |
| E 4.0 | etchant | 775 | Nitridation |
| 748 | Projection of etchant against a | 776 | Using electromagnetic or wave |
| | moving substrate or | | energy |
| | controlling the angle or | 777 | Microwave gas energizing |
| E 40 | pattern of projected etchant | 778 | .Insulative material deposited |
| 749 | Sequential application of | | upon semiconductive substrate |
| 750 | etchant | 779 | Compound semiconductor |
| 750 | To same side of substrate | | substrate |
| 751 | Each etch step exposes | 780 | Depositing organic material |
| 7.5 | surface of an adjacent layer | | (e.g., polymer, etc.) |
| 752 | Germanium | 781 | Subsequent heating modifying |
| 753 | Silicon | | organic coating composition |
| | | | |

| 782 | With substrate handling during | 904 | CHARGE CARRIER LIFETIME CONTROL |
|---------|---------------------------------|-------|-----------------------------------|
| | coating (e.g., immersion, | 905 | CLEANING OF REACTION CHAMBER |
| | spinning, etc.) | 906 | CLEANING OF WAFER AS INTERIM STEP |
| 783 | Insulative material having | 907 | CONTINUOUS PROCESSING |
| | impurity (e.g., for altering | 908 | .Utilizing cluster apparatus |
| | physical characteristics, | 909 | CONTROLLED ATMOSPHERE |
| | etc.) | 910 | CONTROLLING CHARGING STATE AT |
| 784 | Introduction simultaneous with | 210 | SEMICONDUCTOR-INSULATOR |
| | deposition | | INTERFACE |
| 785 | Insulative material is compound | 911 | DIFFERENTIAL OXIDATION AND |
| | of refractory group metal | 711 | |
| | (i.e., titanium (Ti), | 010 | ETCHING |
| | zirconium (Zr), hafnium (Hf), | 912 | DISPLACING PN JUNCTION |
| | vanadium (V), niobium (Nb), | 913 | DIVERSE TREATMENTS PERFORMED IN |
| | tantalum (Ta), chromium (Cr), | | UNITARY CHAMBER |
| | molybdenum (Mo), tungsten (W), | 914 | DOPING |
| | | 915 | .Amphoteric doping |
| 786 | or alloy thereof) | 916 | .Autodoping control or |
| 700 | Tertiary silicon containing | | utilization |
| | compound formation (e.g., | 917 | .Deep level dopants (e.g., gold |
| | oxynitride formation, etc.) | | (Au), chromium (Cr), iron |
| 787 | Silicon oxide formation | | (Fe), nickel (Ni), etc.) |
| 788 | Using electromagnetic or wave | 918 | .Special or nonstandard dopant |
| | energy (e.g., photo-induced | 919 | .Compensation doping |
| | deposition, plasma, etc.) | 920 | .Controlling diffusion profile by |
| 789 | Organic reactant | 920 | oxidation |
| 790 | Organic reactant | 001 | |
| 791 | Silicon nitride formation | 921 | .Nonselective diffusion |
| 792 | Utilizing electromagnetic or | 922 | .Diffusion along grain boundaries |
| | wave energy (e.g., photo- | 923 | .Diffusion through a layer |
| | induced deposition, plasma, | 924 | .To facilitate selective etching |
| | etc.) | 925 | .Fluid growth doping control |
| 793 | Organic reactant | | (e.g., delta doping, etc.) |
| 794 | Organic reactant | 926 | DUMMY METALLIZATION |
| 795 | RADIATION OR ENERGY TREATMENT | 927 | ELECTROMIGRATION RESISTANT |
| 755 | MODIFYING PROPERTIES OF | | METALLIZATION |
| | SEMICONDUCTOR REGION OF | 928 | FRONT AND REAR SURFACE PROCESSING |
| | SUBSTRATE (E.G., THERMAL, | 929 | EUTECTIC SEMICONDUCTOR |
| | CORPUSCULAR, ELECTROMAGNETIC, | 930 | TERNARY OR QUATERNARY |
| | ETC.) | | SEMICONDUCTOR COMPRISED OF |
| 796 | .Compound semiconductor | | ELEMENTS FROM THREE DIFFERENT |
| 797 | Ordering or disordering | | GROUPS (E.G., I-III-V, ETC.) |
| 798 | . Ionized irradiation (e.g., | 931 | SILICON CARBIDE SEMICONDUCTOR |
| 750 | corpuscular or plasma | 932 | BORON NITRIDE SEMICONDUCTOR |
| | | 933 | GERMANIUM OR SILICON OR GE-SI ON |
| 799 | treatment, etc.) | 300 | III-V |
| | .By differential heating | 934 | SHEET RESISTANCE (I.E., DOPANT |
| 800 | MISCELLANEOUS | J J 1 | PARAMETERS) |
| | | 935 | GAS FLOW CONTROL |
| | | 936 | GRADED ENERGY GAP |
| | | | |
| CROSS-F | REFERENCE ART COLLECTIONS | 937 | HILLOCK PREVENTION |
| | | 938 | LATTICE STRAIN CONTROL OR |
| 900 | BULK EFFECT DEVICE MAKING | 020 | UTILIZATION |
| 901 | CAPACITIVE JUNCTION | 939 | LANGMUIR-BLODGETT FILM |
| 902 | CAPPING LAYER | 0.4.0 | UTILIZATION |
| 903 | CATALYST AIDED DEPOSITION | 940 | LASER ABLATIVE MATERIAL REMOVAL |
| | | 941 | LOADING EFFECT MITIGATION |

| 942 | MASKING | 982 | VARYING ORIENTATION OF DEVICES IN |
|---------------------|-----------------------------------|------------|-------------------------------------|
| 943 | .Movable | | ARRAY |
| 944 | .Shadow | 983 | ZENER DIODES |
| 945 | .Special (e.g., metal, etc.) | | |
| 946 | .Step and repeat | | |
| 947 | .Subphotolithographic processing | | |
| 948 | .Radiation resist | FOREIG | N ART COLLECTIONS |
| 949 | Energy beam treating radiation | _ | |
| | resist on semiconductor | FOR 00 | 0 CLASS-RELATED FOREIGN DOCUMENTS |
| 950 | Multilayer mask including | 1 011 00 | |
| | nonradiation sensitive layer | Any for | reign patents or non-patent litera- |
| 951 | Lift-off | ture fr | rom subclasses that have been |
| 952 | Utilizing antireflective layer | reclass | sified have been transferred |
| 953 | MAKING RADIATION RESISTANT DEVICE | directl | ly to FOR Collections listed below. |
| 954 | MAKING OXIDE-NITRIDE-OXIDE DEVICE | | Collections contain ONLY foreign |
| 955 | MELT-BACK | | s or non-patent literature. The par |
| 956 | MAKING MULTIPLE WAVELENGTH | | cal references in the Collection |
| | EMISSIVE DEVICE | | refer to the abolished subclasses |
| 957 | MAKING METAL-INSULATOR-METAL | from wh | nich these Collections were derived |
| | DEVICE | | |
| 958 | PASSIVATION LAYER | | |
| 959 | MECHANICAL POLISHING OF WAFER | | |
| 960 | POROUS SEMICONDUCTOR | | METHODS (156/1) |
| 961 | ION BEAM SOURCE AND GENERATION | FOR 10 | 0 .Etching of semiconductor |
| 962 | OUANTUM DOTS AND LINES | | precursor, substrates, and |
| 963 | REMOVING PROCESS RESIDUES FROM | | devices used in an electrical |
| , , | VERTICAL SUBSTRATE SURFACES | | function (156/625.1) |
| 964 | ROUGHENED SURFACE | FOR 10 | 1 Measuring, testing, or |
| 965 | SHAPED JUNCTION FORMATION | | inspecting (156/626.1) |
| 966 | SELECTIVE OXIDATION OF ION- | FOR 10 | 2By electrical means or of |
| 200 | AMORPHOUSIZED LAYER | | electrical property (156/ |
| 967 | SEMICONDUCTOR ON SPECIFIED | | 627.1) |
| <i>.</i> | INSULATOR | FOR 10 | 3Altering the etchability of a |
| 968 | SEMICONDUCTOR-METAL-SEMICONDUCTOR | | substrate by alloying, |
| 969 | SIMULTANEOUS FORMATION OF | | diffusing, or chemical |
| 505 | MONOCRYSTALLINE AND | | reacting (156/628.1) |
| | POLYCRYSTALLINE REGIONS | FOR 10 | 4With uniting of preforms (e.g., |
| 970 | SPECIFIED ETCH STOP MATERIAL | | laminating, etc.) (156/629.1) |
| 971 | STOICHIOMETRIC CONTROL OF HOST | | 5Prior to etching (156/630.1) |
| J , _ | SUBSTRATE COMPOSITION | FOR 10 | 6Delamination subsequent to |
| 972 | STORED CHARGE ERASURE | | etching (156/631.1) |
| 973 | SUBSTRATE ORIENTATION | | 7With coating (156/632.1) |
| 974 | SUBSTRATE SURFACE PREPARATION | FOR 10 | 8Differential etching (156/ |
| 975 | SUBSTRATE OR MASK ALIGNING | | 633.1) |
| <i>J</i> . <i>J</i> | FEATURE | FOR 10 | 9Metal layer etched (156/ |
| 976 | TEMPORARY PROTECTIVE LAYER | | 634.1) |
| 977 | THINNING OR REMOVAL OF SUBSTRATE | FOR 11 | 0With in situ activation or |
| 978 | FORMING TAPERED EDGES ON | | combining of etching |
| 2,0 | SUBSTRATE OR ADJACENT LAYERS | | components on surface (156/ |
| 979 | TUNNEL DIODES | 4: | 635.1) |
| 980 | UTILIZING PROCESS EQUIVALENTS OR | FOR 11 | 1With thin film of etchant |
| 200 | OPTIONS | | between relatively moving |
| 981 | UTILIZING VARYING DIELECTRIC | | substrate and conforming |
| J U I | THICKNESS | | surface (e.g., chemical |
| | | | lapping, etc.) (156/636.1) |

- FOR 112 ..With relative movement between the substrate and a confined pool of etchant (156/637.1)
- FOR 113 ...With removal of adhered reaction product from substrate (156/638.1)
- FOR 114 ...With substrate rotation, repeated dipping, or advanced movement (156/639.1)
- FOR 115 ..Projection of etchant against a moving substrate or controlling the angle or pattern of projected etchant (156/640.1)
- FOR 116 ..Recycling or regenerating etchant (156/642.1)
- FOR 117 ..With treatment by high energy radiation or plasma (e.g., ion beam, etc.) (156/643.1)
- FOR 118 ...Forming or increasing the size of an aperture (156/644.1)
- FOR 119 ..With mechanical deformation, severing, or abrading of a substrate (156/ 645.1)
- FOR 120 ..Etchant is a gas (156/646.1)
- FOR 121 ..Etching according to crystalline planes (156/647.1)
- FOR 122 .. Etching isolates or modifies a junction in a barrier layer (156/648.1)
- FOR 123 ...Discrete junction isolated (e.g., mesa formation, etc.) (156/649.1)
- FOR 124 .. Sequential application of etchant material (156/650.1)
- FOR 125 ...Sequentially etching the same surface of a substrate (156/651.1)
- FOR 126Each etching exposes surface of an adjacent layer (156/652.1)
- FOR 127Etched layer contains silicon (e.g., oxide, nitride, etc.) (156/653.1)
- FOR 128 ..Differential etching of a substrate (156/654.1)
- FOR 129 ... Composite substrate (156/655.1)
- FOR 130Substrate contains metallic element or compound (156/656.1)
- FOR 131Substrate contains silicon or silicon compound (156/657.1)
- FOR 132 ... Resist coating (156/659.11)

- FOR 133Plural resist coating (156/661.11)
- FOR 134 ..Silicon, germanium, or gallium containing substrate (156/662.1)
- FOR 135 MAKING DEVICE HAVING ORGANIC
 SEMICONDUCTOR COMPONENT (437/
 1)
- FOR 136 MAKING DEVICE RESPONSIVE TO RADIATION (437/2)
- FOR 137 .Radiation detectors, e.g., infrared, etc. (437/3)
- FOR 138 .Composed of polycrystalline material (437/4)
- FOR 139 .Having semiconductor compound (437/5)
- FOR 140 MAKING THYRISTOR, E.G., DIAC, TRIAC, ETC. (437/6)
- FOR 141 INCLUDING CONTROL RESPONSIVE TO SENSED CONDITION (437/7)
- FOR 142 INCLUDING TESTING OR MEASURING (437/8)
- FOR 143 INCLUDING APPLICATION OF VIBRATORY FORCE (437/9)
- FOR 144 including gettering (437/10)
- FOR 145 .By ion implanting or irradiating (437/11)
- FOR 146 .By layers which are coated, contacted, or diffused (437/12)
- FOR 147 .By vapor phase surface reaction (437/13)
- FOR 148 **THERMOMIGRATION** (437/14)
- FOR 149 INCLUDING FORMING A SEMICONDUCTOR JUNCTION (437/15)
- FOR 150 .Using energy beam to introduce dopant or modify dopant distribution (437/ 16)
- FOR 151 ..Neutron, gamma ray or electron beam (437/17)
- FOR 152 ...Ionized molecules (437/18)
- FOR 153 .. Coherent light beam (437/19)
- FOR 154 .. Ion beam implantation (437/20)
- FOR 155 .. Of semiconductor on insulating substrate (437/21)
- FOR 156 ...Of semiconductor compound (437/22)
- FOR 157Light emitting diode (LED) (437/23)
- FOR 158 ...Providing nondopant ion including proton (437/24)
- FOR 159 ...Providing auxiliary heating (437/25)
- FOR 160 ... Forming buried region (437/26)

| FOR | 161 | Including multiple implantations of same region | FOR | 196 | Specifics of metallization/contact (437/41 SM) |
|-------|------|---|-------|-----|---|
| FOR | 162 | (437/27)Through insulating layer | FOR | 197 | Recessed gate (Schottky falls below in SH) (437/41 RG) |
| | | (437/28) | FOR | 198 | Schottky gate/MESFET (437/41 |
| FOR | 163 | Forming field effect | EOD | 100 | SH) |
| | | transistor (FET) type device (437/29) | | | Sidewall (437/41 SW)Thin film transistor, |
| FOR | 164 | Using same conductivity type | ron | 200 | inverted (437/41 TFI) |
| | | dopant (437/30) | FOR | 201 | Thin film transistor (437/41 |
| FOR | 165 | Forming bipolar transistor (NPN/PNP) (437/31) | | | TFT) |
| FOR | 166 | Lateral bipolar transistor | FOR | 1/4 | Forming pair of device regions separated by gate |
| | | (437/32) | | | structure, i.e., FET (437/40 |
| FOR | 167 | Having dielectric isolation | EOD | 175 | R) |
| EOD. | 160 | (437/33)Forming complementary MOS | FOR | 1/5 | Asymmetrical FET (any asymmetry in S/D profile, gate |
| POR | 100 | (metal oxide semiconductor) | | | spacing, etc.) (437/40 AS) |
| | 4.50 | (437/34) | | | DMOS/vertical FET (437/40 DM) |
| | | Using oblique beam (437/35) | FOR | 177 | Gate specific (specifics of |
| | | Using shadow mask (437/36)Having projected range less | | | <pre>gate insulator/structure/ material/ contact) (437/40 GS)</pre> |
| FUR | Т/Т | than thickness of dielectrics | FOR | 178 | Junction FET/static induction |
| | | on substrate (437/37) | 1 011 | | transistor (437/40 JF) |
| FOR | 172 | Into shaped or grooved | FOR | 179 | Layered channel (e.g., HEMT, |
| | | semiconductor substrate (437/38) | | | MODFET, 2DEG, heterostructure FETS) (437/40 LC) |
| FOR | 173 | Involving Schottky contact | FOR | 180 | Recessed gate (437/40 RG) |
| | | formation (437/39) | | | Schottky gate/MESFET |
| FOR | 202 | Gate structure constructed of | | | (controls over RG) (437/40 SH) |
| FOR | 203 | diverse dielectrics (437/42)Gate surrounded by | FOR | 182 | Sidewall (not LDDs) (437/40 SW) |
| | | dielectric layer, e.g., | FOR | 183 | Thin film transistor |
| | | floating gate, etc. (437/43) | | | inverted/staggered (437/40 |
| FOR | 204 | Adjusting channel dimension | | | TFI) |
| | | (437/44) | FOR | 184 | Thin film transistor (437/40 |
| FOR | 205 | Active step for controlling | T0.D | 206 | TFT) |
| EOD. | 105 | threshold voltage (437/45)Self-aligned (437/41 R) | FOR | 206 | Into polycrystalline or polyamorphous regions (437/46) |
| | | With bipolar (437/41 RBP) | FOR | 207 | Integrating active with |
| | | CMOS (437/41 RCM) | 1 010 | 207 | passive devices (437/47) |
| | | Lightly doped drain (437/41 | FOR | 208 | Forming plural active devices |
| | | RLD) | | | in grid/array, e.g., RAMS/ |
| FOR | 189 | Memory devices (437/41 RMM) | | | ROMS, etc. (437/48) |
| | | Asymmetrical FET (437/41 AS) | FOR | 209 | Having multiple-level |
| FOR | 191 | Channel specifics (437/41 | | 010 | electrodes (437/49) |
| HOD | 100 | CS) | FOR | 210 | Forming electrodes in |
| FOR | 192 | DMOS/vertical FET (437/41 DM) | | | laterally spaced relationships (437/50) |
| | | Gate specifics (437/41 GS) | FOR | 211 | .Making assemblies of plural |
| FOR | 194 | Junction FET/static | | | individual devices having |
| | | induction transistor (437/41 | | | <pre>community feature, e.g., integrated circuit, electrical</pre> |
| ₽O₽ | 195 | JF)Layered channel (437/41 LC) | | | connection, etc. (437/51) |
| 1 010 | 1)) | nalered channer (431/41 DC) | FOR | 212 | Memory devices (437/52) |
| | | | | | |

- FOR 213 ..Charge coupled devices (CCD) (437/53)
- FOR 214 ..Diverse types (437/54)
- FOR 215 ...Integrated injection logic (I2L) circuits (437/55)
- FOR 216 ...Plural field effect transistors (CMOS) (437/56)
- FOR 217Complementary metal oxide having diverse conductivity source and drain regions (437/57)
- FOR 218 Having like conductivity source and drain regions (437/58)
- FOR 219 ...Including field effect transistor (437/59)
- FOR 220 ...Including passive device (437/60)
- FOR 221 .Including isolation step (437/61)
- FOR 222 ..By forming total dielectric isolation (437/62)
- FOR 223 ..By forming vertical isolation combining dielectric and PN junction (437/63)
- FOR 224 .. Using vertical dielectric (airgap/insulator) and horizontal PN junction (437/64)
- FOR 225 ...Grooved air-gap only (437/65)
- FOR 226V-groove (437/66)
- FOR 227 ...Grooved and refilled with insulator (437/67)
- FOR 228V-groove (437/68)
- FOR 229 ...Recessed oxide by localized oxidation (437/69)
- FOR 230Preliminary formation of guard ring (437/70)
- FOR 231Preliminary anodizing (437/71)
- FOR 232Preliminary etching of groove (437/72)
- FOR 233Using overhanging oxidation mask and pretreatment of recessed walls (437/73)
- FOR 234 .. Isolation by PN junction only (437/74)
- FOR 235 ...By diffusion from upper surface only (437/75)
- FOR 236 ...By up-diffusion from substrate region and down diffusion into upper surface layer (437/76)
- FOR 237Substrate and epitaxial regions of same conductivity type, i.e., P or N (437/77)

- FOR 238 ...By etching and refilling with semiconductor material having diverse conductivity (437/78)
- FOR 239 ... Using polycrystalline region (437/79)
- FOR 240 .Shadow masking (437/80)
- FOR 241 .Doping during fluid growth of semiconductor material on substrate (437/81)
- FOR 242 .. Including heat to anneal (437/82)
- FOR 243 ..Growing single crystal on amorphous substrate (437/83)
- FOR 244 ..Growing single crystal on single crystal insulator (SOS) (437/84)
- FOR 245 ...Including purifying stage during growth (437/85)
- FOR 246 .. Using transitory substrate (437/86)
- FOR 247 .. Using inert atmosphere (437/87)
- FOR 248 ... Using catalyst to alter growth process (437/88)
- FOR 249 ...Growth through opening (437/89)
- FOR 250 ...Forming recess in substrate and refilling (437/90)
- FOR 251By liquid phase epitaxy (437/91)
- FOR 252 ...By liquid phase epitaxy (437/
- FOR 253 .. Specified crystal orientation other than (100) or (111) planes (437/93)
- FOR 254 ..Introducing minority carrier life time reducing dopant during growth, i.e., deep level dopant Au (Gold), Cr (Cromium), Fe (Iron), Ni (Nickel), etc. (437/94)
- FOR 255 .. Autodoping control (437/95)
- FOR 256 ...Compound formed from Group III and Group V elements (437/96)
- FOR 257 ...Forming buried regions with outdiffusion control (437/97)
- FOR 258 ...Plural dopants simultaneously outdiffusioned (437/98)
- FOR 259 ..Growing mono and polycrystalline regions simultaneously (437/99)
- FOR 260 ..Growing silicon carbide (SiC) (437/100)
- FOR 261 ..Growing amorphous semiconductor material (437/101)
- FOR 262 ..Source and substrate in closespace relationship (437/102)

- FOR 263 ... Group IV elements (437/103)
- FOR 264 ... Compound formed from Group III and Group V elements (437/104)
- FOR 265 .. Vacuum growing using molecular beam, i.e., vacuum deposition (437/105)
- FOR 266 ... Group IV elements (437/106)
- FOR 267 ...Compound formed from Group III and Group V elements (437/107)
- FOR 268 ..Growing single layer in multisteps (437/108)
- FOR 269 ...Polycrystalline layers (437/ 109)
- FOR 270 ... Using modulated dopants or materials, e.g., superlattice, etc. (437/110)
- FOR 271 ... Using preliminary or intermediate metal layer (437/111)
- FOR 272 ...Growing by varying rates (437/112)
- FOR 273 .. Using electric current, e.g.,
 Peltier effect, glow
 discharge, etc. (437/ 113)
- FOR 274 ... Using seed in liquid phase (437/114)
- FOR 275 ...Pulling from melt (437/115)
- FOR 276 And diffusing (437/116)
- FOR 277 ..Liquid and vapor phase epitaxy in sequence (437/117)
- FOR 278 .. Involving capillary action (437/118)
- FOR 279 ..Sliding liquid phase epitaxy (437/119)
- FOR 280 ...Modifying melt composition (437/120)
- FOR 281 ...Controlling volume or thickness of growth (437/121)
- FOR 282 ...Preliminary dissolving substrate surface (437/122)
- FOR 283 ...With nonlinear slide movement (437/123)
- FOR 284 ...One melt simultaneously contacting plural substrates (437/124)
- FOR 285 ..Tipping liquid phase epitaxy (437/125)
- FOR 286 .. Heteroepitaxy (437/126)
- FOR 287 ...Multi-color light emitting diode (LED) (437/127)
- FOR 288 ... Graded composition (437/128)
- FOR 289 ...Forming laser (437/129)
- FOR 290 ...By liquid phase epitaxy (437/130)

- FOR 291 ...Si (Silicon on Ge (Germanium) or Ge (Germanium) on Si (Silicon) (437/131)
- FOR 292 ...Either Si (Silicon) or Ge (Germanium) layered with or on compound formed from Group III and Group V elements (437/132)
- FOR 293 ... Compound formed from Group III and Group V elements on diverse Group III and Group V including substituted Group III and Group V compounds (437/133)
- FOR 294 .By fusing dopant with substrate, e.g., alloying, etc. (437/134)
- FOR 295 ... Using flux (437/135)
- FOR 296 ..Passing electric current through material (437/136)
- FOR 297 ..With application of pressure to material during fusing (437/ 137)
- FOR 298 ..Including plural controlled heating or cooling steps (437/ 138)
- FOR 299 ..Including diffusion after fusion step (437/139)
- FOR 300 ..Including additional material to improve wettability or flow characteristics (437/140)
- FOR 301 .Diffusing a dopant (437/141)
- FOR 302 .. To control carrier lifetime, i.e., deep level dopant Au (Gold), Cr (Chromium), Fe (Iron), Ni (Nickel), etc. (437/142)
- FOR 303 .. Al (Aluminum) dopant (437/143)
- FOR 304 ..Li (Lithium) dopant (437/144)
- FOR 305 ..Including nonuniform heating (437/145)
- FOR 306 .. To solid state solubility concentration (437/146)
- FOR 307 .. Using multiple layered mask (437/147)
- FOR 308 ...Having plural predetermined openings in master mask (437/148)
- FOR 309 .. Forming partially overlapping regions (437/149)
- FOR 310 ..Plural dopants in same region, e.g., through same mask opening, etc. (437/150)
- FOR 311 ...Simultaneously (437/151)
- FOR 312 ..Plural dopants simultaneously in plural region (437/152)

- FOR 313 ..Single dopant forming plural diverse regions (437/153)
- FOR 314 ...Forming regions of different concentrations or different depths (437/154)
- FOR 315 ... Using metal mask (437/155)
- FOR 316 .. Outwardly (437/156)
- FOR 317 ..Laterally under mask (437/157)
- FOR 318 .. Edge diffusion by using edge portion of structure other than masking layer to mask (437/158)
- FOR 319 .. From melt (437/159)
- FOR 320 ..From solid dopant source in contact with substrate (437/160)
- FOR 321 ... Using capping layer over dopant source to prevent outdiffusion of dopant (437/161)
- FOR 322 ...Polycrystalline semiconductor source (437/162)
- FOR 323 ...Organic source (437/163)
- FOR 324 ...Glassy source or doped oxide (437/164)
- FOR 325 .. From vapor phase (437/165)
- FOR 326 ... In plural stages (437/166)
- FOR 327 ... Zn (Zinc) dopant (437/167)
- FOR 328 ... Solid source is operative relation with semiconductor material (437/168)
- FOR 329In capsule type enclosure (437/169)
- FOR 330 DIRECTLY APPLYING ELECTRICAL CURRENT (437/170)
- FOR 331 .And regulating temperature (437/ 171)
- FOR 332 .Alternating or pulsed current (437/172)
- FOR 333 APPLYING CORPUSCULAR OR
 ELECTROMAGNETIC ENERGY (437/
 173)
- FOR 334 .To anneal (437/174)
- FOR 335 FORMING SCHOTTKY CONTACT (437/175)
- FOR 336 .On semiconductor compound (437/176)
- FOR 337 .. Multi-layer electrode (437/177)
- FOR 338 .Using platinum group silicide, i.e., silicide of Pt (Platinum), Pd (Palladium), Rh (Rhodium), Ru (Ruthenium), Ir (Iridium), Os (Osmium) (437/ 178)

- FOR 339 .Using metal, i.e., Pt
 (Platinum), Pd (Palladium), Rh
 (Rhodium), Ru (Ruthenium), Ir
 (Iridium), Os (Osmium), Au
 (Gold), Ag (Silver) (437/179)
- FOR 340 MAKING OR ATTACHING ELECTRODE ON OR TO SEMICONDUCTOR, OR SECURING COMPLETED SEMICONDUCTOR TO MOUNTING OR HOUSING (437/180)
- FOR 341 .Forming transparent electrode (437/181)
- FOR 342 .Forming beam electrode (437/182)
- FOR 343 .Forming bump electrode (437/183)
- FOR 344 .Electrode formed on substrate composed of elements of Group III and Group V semiconductor compound (437/184)
- FOR 345 .Electrode formed on substrate composed of elements of Group II and Group VI semiconductor compound (437/185)
- FOR 346 .Single polycrystalline electrode layer on substrate (437/186)
- FOR 347 .Single metal layer electrode on substrate (437/187)
- FOR 348 .. Subsequently fusing, e.g., alloying, sintering, etc. (437/188)
- FOR 349 .Forming plural layered electrode (437/189)
- FOR 350 .. Including central layer acting as barrier between outer layers (437/190)
- FOR 351 ... Of polysilicon only (437/191)
- FOR 352 ..Including refractory metal layer of Ti (Titanium), Zr (Zirconium), Hf (Hafnium), V (Vanadium), Nb (Niobium), Ta (Tantalum), Cr (Chromium), Mo (Molybdenum), W (Tungsten) (437/192)
- FOR 353 ..Including polycrystalline silicon layer (437/193)
- FOR 354 ..Including Al (Aluminum) layer (437/194)
- FOR 355 ..Including layer separated by insulator (437/195)
- FOR 356 .Forming electrode of alloy or electrode of a compound of Si (Silicon) (437/196)
- FOR 357 .. Al (Aluminum) alloy (437/197)
- FOR 358 ...Including Cu (Copper) (437/ 198)

- FOR 359 ...Including Si (Silicon) (437/199)
- FOR 360 ..Silicide of Ti (Titanium), Zr (Zirconium), Hf (Hafnium), V (Vanadium), Nb (Niobium), Ta (Tantalum), Cr (Chromium), Mo (Molybdenum), W (Tungsten), (437/200)
- FOR 361 .. Of plantinum metal group Ru (Ruthenium), Rh (Rhodium), Pd (Palladium), Os (Osmium), Ir (Iridium), Pt (Platinum) (437/201)
- FOR 362 ..By fusing metal with semiconductor (alloying) (437/202)
- FOR 363 .Depositing electrode in preformed recess in substrate (437/203)
- FOR 364 .Including positioning of point contact (437/204)
- FOR 365 .Making plural devices (437/205)
- FOR 366 .. Using strip lead frame (437/ 206)
- FOR 367 ... And encapsulating (437/207)
- FOR 368 ..Stacked array, e.g., rectifier, etc. (437/208)
- FOR 369 .Securing completed semiconductor to mounting, housing or external lead (437/209)
- FOR 370 ..Including contaminant removal (437/210)
- FOR 371 ..Utilizing potting or encapsulating material only to surround leads and device to maintain position, i.e. without housing (437/211)
- FOR 372 ...Including application of pressure (437/212)
- FOR 373 ...Glass material (437/213)
- FOR 374 ..Utilizing header (molding surface means) (437/214)
- FOR 375 ... Insulating housing (437/215)
- FOR 376 ...Including application of pressure (437/216)
- FOR 377 ...And lead frame (437/217)
- FOR 378 ...Ceramic housing (437/218)
- FOR 379 ...Including encapsulating (437/219)
- FOR 380 ..Lead frame (437/220)
- FOR 381 .. Metallic housing (437/221)
- FOR 382 ...Including application of pressure (437/222)
- FOR 383 ...Including glass support base (437/223)

- FOR 384 ...Including encapsulating (437/ 224)
- FOR 385 INCLUDING COATING OR MATERIAL REMOVAL, E.G., ETCHING, GRINDING, ETC. (437/ 225)
- FOR 386 .Substrate dicing (437/226)
- FOR 387 ..With a perfecting coating (437/ 227)
- FOR 388 .Coating and etching (437/228)
- FOR 389 .Of radiation resist layer (437/ 229)
- FOR 390 .By immersion metal plating from solution, i.e., electroless plating (437/230)
- FOR 391 .By spinning (437/231)
- FOR 392 .Elemental Se (Selenium) substrate or coating (437/232)
- FOR 393 .Of polycrystalline semiconductor material on substrate (437/233)
- FOR 394 ..Semiconductor compound or mixed semiconductor material (437/234)
- FOR 395 .Of a dielectric or insulative material (437/235)
- FOR 396 ..Containing Group III atom (437/236)
- FOR 397 ...By reacting with substrate (437/237)
- FOR 398 .. Monoxide or dioxide or Ge (Germanium) or Si (Silicon) (437/238)
- FOR 399 ...By reacting with substrate (437/239)
- FOR 400 ...Doped with impurities (437/ 240)
- FOR 401 ...Si (Silicon) and N (Nitrogen) (437/241)
- FOR 402 ...By chemical reaction with substrate (437/242)
- FOR 403 ..Directly on semiconductor substrate (437/243)
- FOR 404 ...By chemical conversion of substrate (437/244)
- FOR 405 .Comprising metal layer (437/245)
- FOR 406 .. On metal (437/246)
- FOR 407 TEMPERATURE TREATMENT MODIFYING
 PROPERTIES OF SEMICONDUCTOR,
 E.G., ANNEALING, SINTERING,
 ETC. (437/247)
- FOR 408 .Heating and cooling (437/248)
- FOR 409 INCLUDING SHAPING (437/249)
- FOR 410 MISCELLANEOUS (437/250)
- FOR 411 UTILIZING PROCESS EQUIVALENTS OR OPTIONS (437/900)

- FOR 412 MAKING PRESSURE SENSITIVE DEVICE FOR 440 RADIATION ENHANCED DIFFUSION (437/901)
- FOR 413 MAKING DEVICE HAVING HEAT SINK (437/902)
- FOR 414 MAKING THERMOPILE (437/903)
- FOR 415 MAKING DIODE (437/904)
- FOR 416 .Light emmitting diode (437/905)
- FOR 417 .. Mounting and contact (437/906)
- FOR 418 LASER PROCESSING OF FIELD EFFECT TRANSISTOR (FET) (437/907)
- FOR 419 LASER PROCESSING OF TRANSISTOR (437/908)
- FOR 420 MAKING TRANSISTOR ONLY (437/909)
- FOR 421 MAKING JOSEPHSON JUNCTION DEVICE (437/910)
- FOR 422 MAKING JUNCTION-FIELD EFFECT TRANSISTOR (J-FET) OR STATIC INDUCTION THYRSISTOR (SIT) **DEVICE** (437/911)
- FOR 423 MAKING METAL SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MESFET) **DEVICE ONLY (437/912)**
- FOR 424 MAKING METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MOSFET) DEVICE (437/913)
- FOR 425 MAKING NON-EPITAXIAL DEVICE (437/ 914)
- FOR 426 MAKING VERTICALLY STACKED DEVICES (3-DIMENSIONAL STRUCTURE) (437/915)
- FOR 427 MAKING PHOTOCATHODE OR VIDICON (437/916)
- FOR 428 MAKING LATERAL TRANSISTOR (437/ 917)
- FOR 429 MAKING RESISTOR (437/918)
- FOR 430 MAKING CAPACITOR (437/919)
- FOR 431 MAKING SILICON-OXIDE-NITRIDE-OXIDE ON SILICON (SONOS) **DEVICE (437/920)**
- FOR 432 MAKING STRAIN GAGE (437/921)
- FOR 433 MAKING FUSE OR FUSABLE DEVICE (437/922)
- FOR 434 WITH REPAIR OR RECOVERY OF DEVICE (437/923)
- FOR 435 HAVING SUBSTRATE OR MASK ALIGNING FEATURE (437/924)
- FOR 436 SUBSTRATE SUPPORT OR CAPSULE CONSTRUCTION (437/925)
- FOR 437 CONTINUOUS PROCESSING (437/926)
- FOR 438 FORMING HOLLOW BODIES AND ENCLOSED CAVITIES (437/927)
- FOR 439 ENERGY BEAM TREATING RADIATION RESIST ON SEMICONDUCTOR (437/ 928)

- (R.E.D.) (437/929)
- FOR 441 ION BEAM SOURCE AND GENERATION (437/930)
- FOR 442 IMPLANTATION THROUGH MASK (437/ 931)
- FOR 443 RECOIL IMPLANTATION (437/932)
- FOR 444 DUAL SPECIES IMPLANTATION OF SEMICONDUCTOR (437/933)
- FOR 445 DOPANT ACTIVATION PROCESS (437/
- FOR 446 BEAM WRITING OF PATTERNS (437/ 935)
- FOR 447 BEAM PROCESSING OF COMPOUND SEMICONDUCTOR DEVICE (437/936)
- FOR 448 HYDROGEN PLASMA TREATMENT OF SEMICONDUCTOR DEVICE (437/937)
- FOR 449 MAKING RADIATION RESISTANT DEVICE (437/938)
- FOR 450 DEFECT CONTROL OF SEMICONDUCTOR WAFER (PRETREATMENT) (437/939)
- FOR 451 SELECTIVE OXIDATION OF ION AMORPHOUSIZED LAYERS (437/940)
- FOR 452 CONTROLLING CHARGING STATE AT SEMICONDUCTOR-INSULATOR INTERFACE (437/941)
- FOR 453 INCOHERENT LIGHT PROCESSING (437/ 942)
- FOR 454 THERMALLY ASSISTED BEAM PROCESSING (437/943)
- FOR 455 UTILIZING LIFT OFF (437/944)
- FOR 456 STOICHIOMETRIC CONTROL OF HOST SUBSTRATE COMPOSITION (437/ 945)
- FOR 457 SUBSTRATE SURFACE PREPARATION (437/946)
- FOR 458 FORMING TAPERED EDGES ON SUBSTRATE OR ADJACENT LAYERS (437/947)
- FOR 459 MOVABLE MASK (437/948)
- FOR 460 CONTROLLED ATMOSPHERE (437/949)
- FOR 461 SHALLOW DIFFUSION (437/950)
- FOR 462 AMPHOTERIC DOPING (437/951)
- FOR 463 CONTROLLING DIFFUSION PROFILE BY OXIDATION (437/952)
- FOR 464 DIFFUSION OF OVERLAPPING REGIONS (COMPENSATION) (437/953)
- FOR 465 VERTICAL DIFFUSION THROUGH A LAYER (437/954)
- FOR 466 NONSELECTIVE DIFFUSION (437/955)
- FOR 467 DISPLACING P-N JUNCTION (437/956)
- FOR 468 ELECTROMIGRATION (437/957)
- FOR 469 SHAPED JUNCTION FORMATION (437/ 958)

959) FOR 471 WASHED EMITTER PROCESS (437/960) FOR 472 EMITTER DIP PREVENTION (OR UTILIZATION) (437/961) FOR 473 UTILIZING SPECIAL MASKS (CARBON, ETC.) (437/962) FOR 474 LOCALIZED HEATING CONTROL DURING FLUID GROWTH (437/963) FOR 475 FLUID GROWTH INVOLVING VAPOR-LIQUID-SOLID STAGES (437/964) FOR 476 FLUID GROWTH OF COMPOUNDS COMPOSED OF GROUPS II, IV, OR VI ELEMENTS (437/965) FOR 477 FORMING THIN SHEETS (437/966) FOR 478 PRODUCING POLYCRYSTALLINE SEMICONDUCTOR MATERIAL (437/ 967) FOR 479 SELECTIVE OXIDATION OF POLYCRYSTALLINE LAYER (437/ 968) FOR 480 FORMING GRADED ENERGY GAP LAYERS (437/969)FOR 481 DIFFERENTIAL CRYSTAL GROWTH (437/ 970) FOR 482 FLUID GROWTH DOPING CONTROL (437/ 971) FOR 483 UTILIZING MELT-BACK (437/972) FOR 484 SOLID PHASE EPITAXIAL GROWTH (437/973)FOR 485 THINNING OR REMOVAL OF SUBSTRATE (437/974)FOR 486 DIFFUSION ALONG GRAIN BOUNDARIES (437/975)FOR 487 CONTROLLING LATTICE STRAIN (437/ 976) FOR 488 UTILIZING ROUGHENED SURFACE (437/ 977) FOR 489 UTILIZING MULTIPLE DIELECTRIC LAYERS (437/978) FOR 490 UTILIZING THICK-THIN OXIDE FORMATION (437/979) FOR 491 FORMING POLYCRYSTALLINE SEMICONDUCTOR PASSIVATION (437/980) FOR 492 PRODUCING TAPERED ETCHING (437/ 981) FOR 493 REFLOW OF INSULATOR (437/982) FOR 494 OXIDATION OF GATE OR GATE CONTACT LAYER (437/983) FOR 495 SELF-ALIGNING FEATURE (437/984) FOR 496 DIFFERENTIAL OXIDATION AND ETCHING (437/985)

FOR 497 DIFFUSING LATERALLY AND ETCHING

(437/986)