SORS)			
1	PROCESSING ARCHITECTURE	40	External sync or interrupt
2	.Vector processor	11	signal
3	Scalar/vector processor	41	RISC
	interface	42	Operation
4	Distributing of vector data to	43	Mode switching
	vector registers	200	ARCHITECTURE BASED INSTRUCTION
5	Masking to control an access		PROCESSING
	to data in vector register	201	.Data flow based system
6	Controlling access to external	202	.Stack based computer
	vector data	203	.Multiprocessor instruction
7	Vector processor operation	204	INSTRUCTION ALIGNMENT
8	Sequential	205	INSTRUCTION FETCHING
9	Concurrent	206	.Of multiple instructions
10	concurrent .Array processor		simultaneously
		207	.Prefetching
11	Array processor element	208	INSTRUCTION DECODING (E.G., BY
10	interconnection	200	MICROINSTRUCTION, START
12	Cube or hypercube		ADDRESS GENERATOR, HARDWIRED)
13	Partitioning	209	.Decoding instruction to
14	Processing element memory	209	3
15	Reconfiguring		<pre>accommodate plural instruction interpretations (e.g.,</pre>
16	Array processor operation		-
17	Application specific		different dialects, languages,
18	Data flow array processor	210	emulation, etc.)
19	Systolic array processor	210	.Decoding instruction to
20	Multimode (e.g., MIMD to SIMD,		accommodate variable length
	etc.)	011	instruction or operand
21	Multiple instruction, Multiple	211	.Decoding instruction to generate
	data (MIMD)	010	an address of a microroutine
22	Single instruction, multiple	212	.Decoding by plural parallel
	data (SIMD)		decoders
23	.Superscalar	213	.Predecoding of instruction
24	.Long instruction word		component
25	.Data driven or demand driven	214	INSTRUCTION ISSUING
23	processor	215	.Simultaneous issuance of
26	Detection/pairing based on		multiple instructions
20	destination, ID tag, or data	216	DYNAMIC INSTRUCTION DEPENDENCY
27			CHECKING, MONITORING OR
27	Particular data driven memory		CONFLICT RESOLUTION
0.0	structure	217	.Scoreboarding, reservation
28	.Distributed processing system		station, or aliasing
29	Interface	218	.Commitment control or register
30	Operation		bypass
31	Master/slave	219	.Reducing an impact of a stall or
32	.Microprocessor or multichip or		pipeline bubble
	multimodule processor having	220	PROCESSING CONTROL
	sequential program control	221	.Arithmetic operation instruction
33	Having multiple internal buses	_	processing
34	Including coprocessor	222	Floating point or vector
35	Digital Signal processor	223	.Logic operation instruction
36	Application specific	227	processing
37	Programmable (e.g., EPROM)	224	Masking
38	Offchip interface	225	Masking .Processing control for data
39	Externally controlled internal	443	transfer
	mode switching via pin		CLUMPICI

712 - 2	CLASS 712 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS:
	PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING (E.G., PROCES-
	SORS)

226	.Instruction modification based on condition		lowing subclasses beginning with ter E are E-subclasses. Each E-sub-
227	<pre>.Specialized instruction processing in support of testing, debugging, emulation</pre>	cation i	orresponds in scope to a classifing a foreign classification system, apple, the European Classification
228	<pre>.Context preserving (e.g., context swapping, checkpointing, register windowing</pre>	equivale in the s US docum	(ECLA). The foreign classification ent to an E-subclass is identified ubclass definition. In addition to ments classified in E-subclasses by
229	.Mode switch or change		iners, documents are regularly
230	.Generating next microinstruction address	the clas	ied in E-subclasses according to
231	.Detecting end or completion of microprogram	the end	Tices identified in parentheses at of the title. For example, "(EPO)" and of a title indicates both Euro-
232	.Hardwired controller		d US patent documents, as classi-
233	<pre>.Branching (e.g., delayed branch, loop control, branch predict, interrupt)</pre>	fied by	the EPO, are regularly added to class. E-subclasses may contain matter outside the scope of this
234	Conditional branching		onsult their definitions, or the
235	Simultaneous parallel fetching or executing of both branch and fall-through path		ts themselves to clarify or inter-
236	Evaluation of multiple		
	conditions or multiway branching	E9.001	ARRANGEMENTS FOR PROGRAM CONTROL, E.G., CONTROL UNIT (EPO)
237	<pre>Prefetching a branch target (i.e., look ahead)</pre>	E9.002	.Using wired connections, e.g., plugboard (EPO)
238	Branch target buffer	E9.003	.Using stored program, i.e.,
239	Branch prediction	23.003	using internal store of
240	History table		processing (EPO)
241	Loop execution	E9.004	Micro-control or micro-program
242	To macro-instruction routine		arrangements (EPO)
243	To microinstruction subroutine	E9.005	Execution means for micro-
244	<pre>Exeception processing (e.g., interrupts and traps)</pre>	23,000	instructions irrespective of the micro-instruction
245	<pre>.Processing sequence control (i.e., microsequencing)</pre>		function, e.g., decoding of micro-instructions and nano-
246	<pre>Plural microsequencers (e.g., dual microsequencers)</pre>		<pre>instructions; timing of micro instructions; programmable</pre>
247	<pre>Multilevel microcontroller (e.g., dual-level control store)</pre>	E9.006	logic arrays; delays and fan- out problems (EPO) Micro instruction function
248	Writable/changeable control store architecture		e.g., input/output micro- instruction; diagnostic micro-
300	BYTE-WORD REARRANGING, BIT-FIELD		instruction; micro-instruction
300	INSERTION OR EXTRACTION, STRING LENGTH DETECTING, OR	E9.007	format (EPO)Loading of the micro-program
	SEQUENCE DETECTING		(EPO)
	Kornor Britaino	E9.008	Enhancement of operational
		23.000	speed, e.g., by using several micro-control devices
E-SUBCL			operating in parallel (EPO)
<u> </u>	ט <u>מטטמט</u>	E9.009	Address formation of the next micro-instruction (EPO)

БОКБ)			
E9.01	Micro-instruction address formation(EPO)	E9.03	Decoding the operand specifier, e.g., specifier
E9.011	Arrangements for next micro- instruction selection (EPO)		format (EPO)Speech classification or search (EPO)
E9.012	Micro-instruction selection	E9.031	
	based on results of processing		top of stack (EPO)
	(EPO)	E9.032	For specific instructions not
E9.013	<pre>By address selection on input of storage (EPO)</pre>		<pre>covered by the preceding groups, e.g., halt,</pre>
E9.014	\ldots By instruction selection on		synchronize (EPO)
	output of storage (EPO)	E9.033	Controlling loading, storing,
E9.015	Micro-instruction selection	E9.034	or clearing operations (EPO)Controlling moving, shifting,
	<pre>not based on processing results, e.g., interrupt,</pre>	E9.034	or rotation operations (EPO)
	patch, first cycle store,	E9.035	With operation extension or
	diagnostic programs (EPO)		modification (EPO)
E9.016	Arrangements for executing	E9.036	Using data descriptors, e.g.,
	machine-instructions, e.g.,		dynamic data typing (EPO)
	instruction decode (EPO)	E9.037	Using run time instruction
E9.017	Controlling the executing of		translation (EPO)
E9.018	arithmetic operations (EPO)	E9.038	Addressing or accessing the
E9.018	Controlling the executing of logical operations (EPO)		<pre>instruction operand or the result (EPO)</pre>
E9.019	Controlling single bit	E9.039	Of multiple operands or
_,,,,	operations (EPO)	27.007	results (EPO)
E9.02	For comparing (EPO)	E9.04	Indirect addressing (EPO)
E9.021	For format conversion (EPO)	E9.041	Indexed addressing (EPO)
E9.022	Using storage based on	E9.042	Using index register, e.g.,
	relative movement between		adding index to base address
	record carrier and transducer (EPO)	EO 043	(EPO)
E9.023	Register arrangements, e.g.,	E9.043	Using wraparound, e.g., modulo or circular addressing
LJ.023	register files, special		(EPO)
	registers (EPO)	E9.044	
E9.024	Special purpose registers,		multiplication of index (EPO)
	e.g., segment register,	E9.045	Concurrent instruction
	profile register (EPO)		execution, e.g., pipeline,
E9.025	Register structure, e.g.,		look ahead (EPO)
E0 006	multigauged registers (EPO)	E9.046	Data or operand accessing,
E9.026	Implementation provisions thereof, e.g., ports, bypass		<pre>e.g., operand prefetch, operand bypass (EPO)</pre>
	paths (EPO)	E9.047	Operand prefetch, e.g.,
E9.027	Organization of register		prefetch instruction, address
	space, e.g., distributed		prediction (EPO)
	register files, register banks (EPO)	E9.048	Maintaining memory consistency (EPO)
E9.028	Instruction analysis, e.g.,	E9.049	Instruction issuing, e.g.,
	decoding, instruction word fields (EPO)		<pre>dynamic instruction scheduling, out of order</pre>
E9.029	Variable length instructions		instruction execution (EPO)
	or constant length	E9.05	Speculative instruction
	instructions whereby the		execution, e.g., conditional
	relative length of operation		execution, procedural
	and operand part is variable		dependencies, instruction
	(EPO)		invalidation (EPO)

712 - 4	CLASS 712 ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS:
	PROCESSING ARCHITECTURES AND INSTRUCTION PROCESSING (E.G., PROCES-
	SORS)

E9.051	<pre>Using dynamic prediction, e.g., branch history table (EPO)</pre>	E9.073	Address formation of the next instruction, e.g., incrementing the instruction
E9.052	Using static prediction,		counter, jump (EPO)
	e.g., branch taken strategy	E9.074	Program or instruction
	(EPO)		counter, e.g., incrementing
EO OES	• ,		(EPO)
E9.053	From multiple instruction	TO 075	• •
	streams, e.g., multistreaming	E9.075	Branch or jump to non-
	(EPO)		sequential address (EPO)
E9.054	Of compound instructions	E9.076	Unconditional, e.g.,
	(EPO)		indirect jump (EPO)
E9.055	Instruction prefetch, e.g.,	E9.077	Conditional (EPO)
	instruction buffer (EPO)	E9.078	For cyclically repeating
EO OEC		E2.070	
E9.056	For branches, e.g., hedging		instructions, e.g., iterative
	branch folding (EPO)		operation, loop counter (EPO)
E9.057	Using address buffers,	E9.079	Condition code generation,
	e.g., return stack (EPO)		e.g., status register (EPO)
E9.058	For loops, e.g., loop buffer	E9.08	Selective instruction skip or
	(EPO)		conditional execution, e.g.,
E9.059	With instruction		dummy cycle (EPO)
E9.039		E9.081	
	modification, e.g. store into	E9.001	
	instruction stream (EPO)		ring counter, cyclical pulse
E9.06	Recovery, e.g., branch miss-		distribution (EPO)
	prediction, exception handling	E9.082	3
	(EPO)		programs, i.e., combinations
E9.061	Using multiple copies of the		of several instructions (EPO)
	architectural state, e.g.,	E9.083	Formation of sub-program jump
	shadow registers (EPO)		address or of return address
E0 062	Using instruction pipelines		(EPO)
E9.062		E0 004	• •
	(EPO)	E9.084	Object Oriented Method
E9.063	Synchronization, e.g., clock		Invocation (EPO)
	skew (EPO)	E9.085	Optimizing for Receiver Type
E9.064	Technology-related problems		(EPO)
	thereof, e.g., GaAs pipelines	E9.086	.Using record carriers containing
	(EPO)		only program instructions
E9.065	Pipelining a single stage,		(EPO)
	e.g., superpipelining (EPO)		
E9.066	Using a slave processor,	EODETCN	ART COLLECTIONS
E9.000		FOREIGN	ARI COULECTIONS
	e.g., coprocessor (EPO)		
E9.067	Which is not visible to the	FOR 000	CLASS-RELATED FOREIGN DOCUMENTS
	instruction set architecture,		
	e.g., using memory mapping,		
	illegal opcodes (EPO)		
E9.068	For non-native instruction		
23.000	set architecture (EPO)		
ПО 060	, ,		
E9.069	Which is visible to the		
	instruction set architecture		
	(EPO)		
E9.07	Having access to		
	instruction memory (EPO)		
E9.071	Using a plurality of		
	independent parallel		
	functional units (EPO)		
E0 050			
E9.072	Decoding (EPO)		